mirror of https://github.com/xemu-project/xemu.git
target/mips: Make cpu_HI/LO registers public
We will access the cpu_HI/LO registers outside of translate.c. Make them publicly accessible. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210214175912.732946-4-f4bug@amsat.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
This commit is contained in:
parent
1e3b675b3e
commit
9f5f7691de
|
@ -2179,7 +2179,7 @@ enum {
|
|||
|
||||
/* global register indices */
|
||||
TCGv cpu_gpr[32], cpu_PC;
|
||||
static TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC];
|
||||
TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC];
|
||||
static TCGv cpu_dspctrl, btarget;
|
||||
TCGv bcond;
|
||||
static TCGv cpu_lladdr, cpu_llval;
|
||||
|
|
|
@ -145,6 +145,7 @@ bool gen_lsa(DisasContext *ctx, int rd, int rt, int rs, int sa);
|
|||
bool gen_dlsa(DisasContext *ctx, int rd, int rt, int rs, int sa);
|
||||
|
||||
extern TCGv cpu_gpr[32], cpu_PC;
|
||||
extern TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC];
|
||||
extern TCGv_i32 fpu_fcr0, fpu_fcr31;
|
||||
extern TCGv_i64 fpu_f64[32];
|
||||
extern TCGv bcond;
|
||||
|
|
Loading…
Reference in New Issue