ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target/mips: Restrict cpu_mips_get_random() / update_pagemask() to TCG 

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20210428170410.479308-19-f4bug@amsat.org>
This commit is contained in:
Philippe Mathieu-Daudé 2021-04-19 00:43:02 +02:00
parent 137f4d87c6
commit 8b28cde403
2 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
target/mips/internal.h
View File

@ -165,7 +165,6 @@ void r4k_helper_tlbr(CPUMIPSState *env);
void r4k_helper_tlbinv(CPUMIPSState *env); void r4k_helper_tlbinv(CPUMIPSState *env);
void r4k_helper_tlbinvf(CPUMIPSState *env); void r4k_helper_tlbinvf(CPUMIPSState *env);
void r4k_invalidate_tlb(CPUMIPSState *env, int idx, int use_extra); void r4k_invalidate_tlb(CPUMIPSState *env, int idx, int use_extra);
uint32_t cpu_mips_get_random(CPUMIPSState *env);
void mips_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr, void mips_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr,
vaddr addr, unsigned size, vaddr addr, unsigned size,
@ -237,9 +236,6 @@ void cpu_mips_stop_count(CPUMIPSState *env);
/* helper.c */ /* helper.c */
void mmu_init(CPUMIPSState *env, const mips_def_t *def); void mmu_init(CPUMIPSState *env, const mips_def_t *def);
/* op_helper.c */
void update_pagemask(CPUMIPSState *env, target_ulong arg1, int32_t *pagemask);
static inline void mips_env_set_pc(CPUMIPSState *env, target_ulong value) static inline void mips_env_set_pc(CPUMIPSState *env, target_ulong value)
{ {
env->active_tc.PC = value & ~(target_ulong)1; env->active_tc.PC = value & ~(target_ulong)1;

9
target/mips/tcg/tcg-internal.h
View File

@ -11,10 +11,19 @@
#define MIPS_TCG_INTERNAL_H #define MIPS_TCG_INTERNAL_H
#include "hw/core/cpu.h" #include "hw/core/cpu.h"
#include "cpu.h"
void mips_cpu_do_interrupt(CPUState *cpu); void mips_cpu_do_interrupt(CPUState *cpu);
bool mips_cpu_tlb_fill(CPUState *cs, vaddr address, int size, bool mips_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
MMUAccessType access_type, int mmu_idx, MMUAccessType access_type, int mmu_idx,
bool probe, uintptr_t retaddr); bool probe, uintptr_t retaddr);
#if !defined(CONFIG_USER_ONLY)
void update_pagemask(CPUMIPSState *env, target_ulong arg1, int32_t *pagemask);
uint32_t cpu_mips_get_random(CPUMIPSState *env);
#endif /* !CONFIG_USER_ONLY */
#endif #endif