ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tcg-i386: Tidy ext8u and ext16u operations. 

Define OPC_MOVZBL and OPC_MOVZWL.  Factor opcode emission to
separate functions.

Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
Richard Henderson 2010-05-21 08:30:21 -07:00 committed by Aurelien Jarno
parent a9456998e9
commit 55e082a7a5
1 changed files with 31 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

57
tcg/i386/tcg-target.c
View File

@ -166,6 +166,8 @@ static inline int tcg_target_const_match(tcg_target_long val,
#define OPC_MOVB_EvGv (0x88) /* stores, more or less */ #define OPC_MOVB_EvGv (0x88) /* stores, more or less */
#define OPC_MOVL_EvGv (0x89) /* stores, more or less */ #define OPC_MOVL_EvGv (0x89) /* stores, more or less */
#define OPC_MOVL_GvEv (0x8b) /* loads, more or less */ #define OPC_MOVL_GvEv (0x8b) /* loads, more or less */
#define OPC_MOVZBL (0xb6 | P_EXT)
#define OPC_MOVZWL (0xb7 | P_EXT)
#define OPC_SHIFT_1 (0xd1) #define OPC_SHIFT_1 (0xd1)
#define OPC_SHIFT_Ib (0xc1) #define OPC_SHIFT_Ib (0xc1)
#define OPC_SHIFT_cl (0xd3) #define OPC_SHIFT_cl (0xd3)
@ -209,8 +211,6 @@ static inline int tcg_target_const_match(tcg_target_long val,
#define JCC_JLE 0xe #define JCC_JLE 0xe
#define JCC_JG 0xf #define JCC_JG 0xf
#define P_EXT 0x100 /* 0x0f opcode prefix */
static const uint8_t tcg_cond_to_jcc[10] = { static const uint8_t tcg_cond_to_jcc[10] = {
[TCG_COND_EQ] = JCC_JE, [TCG_COND_EQ] = JCC_JE,
[TCG_COND_NE] = JCC_JNE, [TCG_COND_NE] = JCC_JNE,
@ -323,6 +323,19 @@ static inline void tcg_out_rolw_8(TCGContext *s, int reg)
tcg_out_shifti(s, SHIFT_ROL, reg, 8); tcg_out_shifti(s, SHIFT_ROL, reg, 8);
} }
static inline void tcg_out_ext8u(TCGContext *s, int dest, int src)
{
/* movzbl */
assert(src < 4);
tcg_out_modrm(s, OPC_MOVZBL, dest, src);
}
static inline void tcg_out_ext16u(TCGContext *s, int dest, int src)
{
/* movzwl */
tcg_out_modrm(s, OPC_MOVZWL, dest, src);
}
static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val, int cf) static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val, int cf)
{ {
if (!cf && ((c == ARITH_ADD && val == 1) || (c == ARITH_SUB && val == -1))) { if (!cf && ((c == ARITH_ADD && val == 1) || (c == ARITH_SUB && val == -1))) {
@ -335,11 +348,9 @@ static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val, int cf
tcg_out_modrm(s, 0x83, c, r0); tcg_out_modrm(s, 0x83, c, r0);
tcg_out8(s, val); tcg_out8(s, val);
} else if (c == ARITH_AND && val == 0xffu && r0 < 4) { } else if (c == ARITH_AND && val == 0xffu && r0 < 4) {
/* movzbl */ tcg_out_ext8u(s, r0, r0);
tcg_out_modrm(s, 0xb6 | P_EXT, r0, r0);
} else if (c == ARITH_AND && val == 0xffffu) { } else if (c == ARITH_AND && val == 0xffffu) {
/* movzwl */ tcg_out_ext16u(s, r0, r0);
tcg_out_modrm(s, 0xb7 | P_EXT, r0, r0);
} else { } else {
tcg_out_modrm(s, 0x81, c, r0); tcg_out_modrm(s, 0x81, c, r0);
tcg_out32(s, val); tcg_out32(s, val);
@ -677,12 +688,10 @@ static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX); tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX);
break; break;
case 0: case 0:
/* movzbl */ tcg_out_ext8u(s, data_reg, TCG_REG_EAX);
tcg_out_modrm(s, 0xb6 | P_EXT, data_reg, TCG_REG_EAX);
break; break;
case 1: case 1:
/* movzwl */ tcg_out_ext16u(s, data_reg, TCG_REG_EAX);
tcg_out_modrm(s, 0xb7 | P_EXT, data_reg, TCG_REG_EAX);
break; break;
case 2: case 2:
default: default:
@ -722,7 +731,7 @@ static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
switch(opc) { switch(opc) {
case 0: case 0:
/* movzbl */ /* movzbl */
tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, GUEST_BASE); tcg_out_modrm_offset(s, OPC_MOVZBL, data_reg, r0, GUEST_BASE);
break; break;
case 0 | 4: case 0 | 4:
/* movsbl */ /* movsbl */
@ -730,7 +739,7 @@ static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
break; break;
case 1: case 1:
/* movzwl */ /* movzwl */
tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, GUEST_BASE); tcg_out_modrm_offset(s, OPC_MOVZWL, data_reg, r0, GUEST_BASE);
if (bswap) { if (bswap) {
tcg_out_rolw_8(s, data_reg); tcg_out_rolw_8(s, data_reg);
} }
@ -870,12 +879,10 @@ static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
} else { } else {
switch(opc) { switch(opc) {
case 0: case 0:
/* movzbl */ tcg_out_ext8u(s, TCG_REG_EDX, data_reg);
tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_EDX, data_reg);
break; break;
case 1: case 1:
/* movzwl */ tcg_out_ext16u(s, TCG_REG_EDX, data_reg);
tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_EDX, data_reg);
break; break;
case 2: case 2:
tcg_out_mov(s, TCG_REG_EDX, data_reg); tcg_out_mov(s, TCG_REG_EDX, data_reg);
@ -901,12 +908,10 @@ static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
tcg_out_mov(s, TCG_REG_EDX, addr_reg2); tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
switch(opc) { switch(opc) {
case 0: case 0:
/* movzbl */ tcg_out_ext8u(s, TCG_REG_ECX, data_reg);
tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_ECX, data_reg);
break; break;
case 1: case 1:
/* movzwl */ tcg_out_ext16u(s, TCG_REG_ECX, data_reg);
tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_ECX, data_reg);
break; break;
case 2: case 2:
tcg_out_mov(s, TCG_REG_ECX, data_reg); tcg_out_mov(s, TCG_REG_ECX, data_reg);
@ -1035,7 +1040,7 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
break; break;
case INDEX_op_ld8u_i32: case INDEX_op_ld8u_i32:
/* movzbl */ /* movzbl */
tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]); tcg_out_modrm_offset(s, OPC_MOVZBL, args[0], args[1], args[2]);
break; break;
case INDEX_op_ld8s_i32: case INDEX_op_ld8s_i32:
/* movsbl */ /* movsbl */
@ -1043,7 +1048,7 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
break; break;
case INDEX_op_ld16u_i32: case INDEX_op_ld16u_i32:
/* movzwl */ /* movzwl */
tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]); tcg_out_modrm_offset(s, OPC_MOVZWL, args[0], args[1], args[2]);
break; break;
case INDEX_op_ld16s_i32: case INDEX_op_ld16s_i32:
/* movswl */ /* movswl */
@ -1181,10 +1186,10 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
tcg_out_modrm(s, 0xbf | P_EXT, args[0], args[1]); tcg_out_modrm(s, 0xbf | P_EXT, args[0], args[1]);
break; break;
case INDEX_op_ext8u_i32: case INDEX_op_ext8u_i32:
tcg_out_modrm(s, 0xb6 | P_EXT, args[0], args[1]); tcg_out_ext8u(s, args[0], args[1]);
break; break;
case INDEX_op_ext16u_i32: case INDEX_op_ext16u_i32:
tcg_out_modrm(s, 0xb7 | P_EXT, args[0], args[1]); tcg_out_ext16u(s, args[0], args[1]);
break; break;
case INDEX_op_setcond_i32: case INDEX_op_setcond_i32:
@ -1279,8 +1284,8 @@ static const TCGTargetOpDef x86_op_defs[] = {
{ INDEX_op_ext8s_i32, { "r", "q" } }, { INDEX_op_ext8s_i32, { "r", "q" } },
{ INDEX_op_ext16s_i32, { "r", "r" } }, { INDEX_op_ext16s_i32, { "r", "r" } },
{ INDEX_op_ext8u_i32, { "r", "q"} }, { INDEX_op_ext8u_i32, { "r", "q" } },
{ INDEX_op_ext16u_i32, { "r", "r"} }, { INDEX_op_ext16u_i32, { "r", "r" } },
{ INDEX_op_setcond_i32, { "q", "r", "ri" } }, { INDEX_op_setcond_i32, { "q", "r", "ri" } },
{ INDEX_op_setcond2_i32, { "r", "r", "r", "ri", "ri" } }, { INDEX_op_setcond2_i32, { "r", "r", "r", "ri", "ri" } },