mirror of https://github.com/xemu-project/xemu.git
target-openrisc: Use clz and ctz opcodes
Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
parent
1a0196c5c7
commit
555baef8d0
|
@ -54,8 +54,6 @@ FOP_CMP(ge)
|
||||||
#undef FOP_CMP
|
#undef FOP_CMP
|
||||||
|
|
||||||
/* int */
|
/* int */
|
||||||
DEF_HELPER_FLAGS_1(ff1, 0, tl, tl)
|
|
||||||
DEF_HELPER_FLAGS_1(fl1, 0, tl, tl)
|
|
||||||
DEF_HELPER_FLAGS_3(mul32, 0, i32, env, i32, i32)
|
DEF_HELPER_FLAGS_3(mul32, 0, i32, env, i32, i32)
|
||||||
|
|
||||||
/* interrupt */
|
/* interrupt */
|
||||||
|
|
|
@ -24,25 +24,6 @@
|
||||||
#include "exception.h"
|
#include "exception.h"
|
||||||
#include "qemu/host-utils.h"
|
#include "qemu/host-utils.h"
|
||||||
|
|
||||||
target_ulong HELPER(ff1)(target_ulong x)
|
|
||||||
{
|
|
||||||
/*#ifdef TARGET_OPENRISC64
|
|
||||||
return x ? ctz64(x) + 1 : 0;
|
|
||||||
#else*/
|
|
||||||
return x ? ctz32(x) + 1 : 0;
|
|
||||||
/*#endif*/
|
|
||||||
}
|
|
||||||
|
|
||||||
target_ulong HELPER(fl1)(target_ulong x)
|
|
||||||
{
|
|
||||||
/* not used yet, open it when we need or64. */
|
|
||||||
/*#ifdef TARGET_OPENRISC64
|
|
||||||
return 64 - clz64(x);
|
|
||||||
#else*/
|
|
||||||
return 32 - clz32(x);
|
|
||||||
/*#endif*/
|
|
||||||
}
|
|
||||||
|
|
||||||
uint32_t HELPER(mul32)(CPUOpenRISCState *env,
|
uint32_t HELPER(mul32)(CPUOpenRISCState *env,
|
||||||
uint32_t ra, uint32_t rb)
|
uint32_t ra, uint32_t rb)
|
||||||
{
|
{
|
||||||
|
|
|
@ -602,11 +602,13 @@ static void dec_calc(DisasContext *dc, uint32_t insn)
|
||||||
switch (op1) {
|
switch (op1) {
|
||||||
case 0x00: /* l.ff1 */
|
case 0x00: /* l.ff1 */
|
||||||
LOG_DIS("l.ff1 r%d, r%d, r%d\n", rd, ra, rb);
|
LOG_DIS("l.ff1 r%d, r%d, r%d\n", rd, ra, rb);
|
||||||
gen_helper_ff1(cpu_R[rd], cpu_R[ra]);
|
tcg_gen_ctzi_tl(cpu_R[rd], cpu_R[ra], -1);
|
||||||
|
tcg_gen_addi_tl(cpu_R[rd], cpu_R[rd], 1);
|
||||||
break;
|
break;
|
||||||
case 0x01: /* l.fl1 */
|
case 0x01: /* l.fl1 */
|
||||||
LOG_DIS("l.fl1 r%d, r%d, r%d\n", rd, ra, rb);
|
LOG_DIS("l.fl1 r%d, r%d, r%d\n", rd, ra, rb);
|
||||||
gen_helper_fl1(cpu_R[rd], cpu_R[ra]);
|
tcg_gen_clzi_tl(cpu_R[rd], cpu_R[ra], TARGET_LONG_BITS);
|
||||||
|
tcg_gen_subfi_tl(cpu_R[rd], TARGET_LONG_BITS, cpu_R[rd]);
|
||||||
break;
|
break;
|
||||||
|
|
||||||
default:
|
default:
|
||||||
|
|
Loading…
Reference in New Issue