ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target/riscv: Indent fixes in cpu.c 

Fix indent problems in vector related check.

Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn>
Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Message-ID: <20230215020539.4788-8-liweiwei@iscas.ac.cn>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
This commit is contained in:
Weiwei Li 2023-02-15 10:05:32 +08:00 committed by Palmer Dabbelt
parent 2e60f9ec2c
commit 51f33081ef
No known key found for this signature in database
GPG Key ID: 2E1319F35FBB1889
1 changed files with 22 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
target/riscv/cpu.c
View File

@ -798,7 +798,7 @@ static void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
} }
if (cpu->cfg.ext_f) { if (cpu->cfg.ext_f) {
error_setg(errp, error_setg(errp,
"Zfinx cannot be supported together with F extension"); "Zfinx cannot be supported together with F extension");
return; return;
} }
} }
@ -861,40 +861,40 @@ static void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp)
ext |= RVV; ext |= RVV;
if (!is_power_of_2(cpu->cfg.vlen)) { if (!is_power_of_2(cpu->cfg.vlen)) {
error_setg(errp, error_setg(errp,
"Vector extension VLEN must be power of 2"); "Vector extension VLEN must be power of 2");
return; return;
} }
if (cpu->cfg.vlen > RV_VLEN_MAX || cpu->cfg.vlen < 128) { if (cpu->cfg.vlen > RV_VLEN_MAX || cpu->cfg.vlen < 128) {
error_setg(errp, error_setg(errp,
"Vector extension implementation only supports VLEN " "Vector extension implementation only supports VLEN "
"in the range [128, %d]", RV_VLEN_MAX); "in the range [128, %d]", RV_VLEN_MAX);
return; return;
} }
if (!is_power_of_2(cpu->cfg.elen)) { if (!is_power_of_2(cpu->cfg.elen)) {
error_setg(errp, error_setg(errp,
"Vector extension ELEN must be power of 2"); "Vector extension ELEN must be power of 2");
return; return;
} }
if (cpu->cfg.elen > 64 || cpu->cfg.elen < 8) { if (cpu->cfg.elen > 64 || cpu->cfg.elen < 8) {
error_setg(errp,
"Vector extension implementation only supports ELEN "
"in the range [8, 64]");
return;
}
if (cpu->cfg.vext_spec) {
if (!g_strcmp0(cpu->cfg.vext_spec, "v1.0")) {
vext_version = VEXT_VERSION_1_00_0;
} else {
error_setg(errp, error_setg(errp,
"Unsupported vector spec version '%s'", "Vector extension implementation only supports ELEN "
cpu->cfg.vext_spec); "in the range [8, 64]");
return; return;
} }
} else { if (cpu->cfg.vext_spec) {
qemu_log("vector version is not specified, " if (!g_strcmp0(cpu->cfg.vext_spec, "v1.0")) {
"use the default value v1.0\n"); vext_version = VEXT_VERSION_1_00_0;
} } else {
set_vext_version(env, vext_version); error_setg(errp,
"Unsupported vector spec version '%s'",
cpu->cfg.vext_spec);
return;
}
} else {
qemu_log("vector version is not specified, "
"use the default value v1.0\n");
}
set_vext_version(env, vext_version);
} }
if (cpu->cfg.ext_j) { if (cpu->cfg.ext_j) {
ext |= RVJ; ext |= RVJ;