mirror of https://github.com/xemu-project/xemu.git
tcg/ppc: Sync tcg_out_test and constraints
-----BEGIN PGP SIGNATURE----- iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmaz/agdHHJpY2hhcmQu aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV8bcAf/Y4QlUfZSmTl+68Ia gls2oHU1Oc085Pk78jq5vi2ctHBmcazHelc8XvGlZKR+JbJFUy6SaHT16ySfyYx3 Qy7rP5t2AJPUEo8jVA+Y5tfboU6Q42ta8twJhAzcDjjtSEs6SNIhCL3NvRlQ5yMN uss2c+lj4tGZ0eeONFzoWoqIrScGp9bJt03hz8y7i5/ebK9A2muUYxg3AyF8wfnG HhYDJ0Yg2Sfm1GXjuo0tzGX/CrHEt5T0Os5Z1vtaULXw+NZrHigWtjIUmc+3o664 DgwmomG7kLzRJM/N2vtUMln9lAZVci/SrOKGtilokeAtuIJ7n3whWI0UErFQzj5m HMUDpw== =EmcK -----END PGP SIGNATURE----- Merge tag 'pull-tcg-20240808' of https://gitlab.com/rth7680/qemu into staging tcg/ppc: Sync tcg_out_test and constraints # -----BEGIN PGP SIGNATURE----- # # iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmaz/agdHHJpY2hhcmQu # aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV8bcAf/Y4QlUfZSmTl+68Ia # gls2oHU1Oc085Pk78jq5vi2ctHBmcazHelc8XvGlZKR+JbJFUy6SaHT16ySfyYx3 # Qy7rP5t2AJPUEo8jVA+Y5tfboU6Q42ta8twJhAzcDjjtSEs6SNIhCL3NvRlQ5yMN # uss2c+lj4tGZ0eeONFzoWoqIrScGp9bJt03hz8y7i5/ebK9A2muUYxg3AyF8wfnG # HhYDJ0Yg2Sfm1GXjuo0tzGX/CrHEt5T0Os5Z1vtaULXw+NZrHigWtjIUmc+3o664 # DgwmomG7kLzRJM/N2vtUMln9lAZVci/SrOKGtilokeAtuIJ7n3whWI0UErFQzj5m # HMUDpw== # =EmcK # -----END PGP SIGNATURE----- # gpg: Signature made Thu 08 Aug 2024 09:05:12 AM AEST # gpg: using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F # gpg: issuer "richard.henderson@linaro.org" # gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" [ultimate] * tag 'pull-tcg-20240808' of https://gitlab.com/rth7680/qemu: tcg/ppc: Sync tcg_out_test and constraints Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
commit
4c395ac42e
|
@ -325,9 +325,11 @@ static bool tcg_target_const_match(int64_t sval, int ct,
|
|||
if ((uval & ~0xffff) == 0 || (uval & ~0xffff0000ull) == 0) {
|
||||
return 1;
|
||||
}
|
||||
if (TCG_TARGET_REG_BITS == 32 || type == TCG_TYPE_I32
|
||||
? mask_operand(uval, &mb, &me)
|
||||
: mask64_operand(uval << clz64(uval), &mb, &me)) {
|
||||
if (uval == (uint32_t)uval && mask_operand(uval, &mb, &me)) {
|
||||
return 1;
|
||||
}
|
||||
if (TCG_TARGET_REG_BITS == 64 &&
|
||||
mask64_operand(uval << clz64(uval), &mb, &me)) {
|
||||
return 1;
|
||||
}
|
||||
return 0;
|
||||
|
@ -1749,8 +1751,6 @@ static void tcg_out_test(TCGContext *s, TCGReg dest, TCGReg arg1, TCGArg arg2,
|
|||
|
||||
if (type == TCG_TYPE_I32) {
|
||||
arg2 = (uint32_t)arg2;
|
||||
} else if (arg2 == (uint32_t)arg2) {
|
||||
type = TCG_TYPE_I32;
|
||||
}
|
||||
|
||||
if ((arg2 & ~0xffff) == 0) {
|
||||
|
@ -1761,12 +1761,11 @@ static void tcg_out_test(TCGContext *s, TCGReg dest, TCGReg arg1, TCGArg arg2,
|
|||
tcg_out32(s, ANDIS | SAI(arg1, dest, arg2 >> 16));
|
||||
return;
|
||||
}
|
||||
if (TCG_TARGET_REG_BITS == 32 || type == TCG_TYPE_I32) {
|
||||
if (mask_operand(arg2, &mb, &me)) {
|
||||
tcg_out_rlw_rc(s, RLWINM, dest, arg1, 0, mb, me, rc);
|
||||
return;
|
||||
}
|
||||
} else {
|
||||
if (arg2 == (uint32_t)arg2 && mask_operand(arg2, &mb, &me)) {
|
||||
tcg_out_rlw_rc(s, RLWINM, dest, arg1, 0, mb, me, rc);
|
||||
return;
|
||||
}
|
||||
if (TCG_TARGET_REG_BITS == 64) {
|
||||
int sh = clz64(arg2);
|
||||
if (mask64_operand(arg2 << sh, &mb, &me)) {
|
||||
tcg_out_rld_rc(s, RLDICR, dest, arg1, sh, me, rc);
|
||||
|
|
Loading…
Reference in New Issue