mirror of https://github.com/xemu-project/xemu.git
tests/arm-cpu-features: Add A64FX processor related tests
Add tests that the A64FX CPU model exposes the expected features. Signed-off-by: Shuuichirou Ishii <ishii.shuuichir@fujitsu.com> Reviewed-by: Andrew Jones <drjones@redhat.com> [PMM: added commit message body] Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
4d39fcd8af
commit
499243e189
|
@ -473,6 +473,19 @@ static void test_query_cpu_model_expansion(const void *data)
|
||||||
assert_has_feature_enabled(qts, "cortex-a57", "pmu");
|
assert_has_feature_enabled(qts, "cortex-a57", "pmu");
|
||||||
assert_has_feature_enabled(qts, "cortex-a57", "aarch64");
|
assert_has_feature_enabled(qts, "cortex-a57", "aarch64");
|
||||||
|
|
||||||
|
assert_has_feature_enabled(qts, "a64fx", "pmu");
|
||||||
|
assert_has_feature_enabled(qts, "a64fx", "aarch64");
|
||||||
|
/*
|
||||||
|
* A64FX does not support any other vector lengths besides those
|
||||||
|
* that are enabled by default(128bit, 256bits, 512bit).
|
||||||
|
*/
|
||||||
|
assert_has_feature_enabled(qts, "a64fx", "sve");
|
||||||
|
assert_sve_vls(qts, "a64fx", 0xb, NULL);
|
||||||
|
assert_error(qts, "a64fx", "cannot enable sve384",
|
||||||
|
"{ 'sve384': true }");
|
||||||
|
assert_error(qts, "a64fx", "cannot enable sve640",
|
||||||
|
"{ 'sve640': true }");
|
||||||
|
|
||||||
sve_tests_default(qts, "max");
|
sve_tests_default(qts, "max");
|
||||||
pauth_tests_default(qts, "max");
|
pauth_tests_default(qts, "max");
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue