ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

MIPS FPU fixes (Daniel Jacobowitz). 

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2213 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
pbrook 2006-11-12 23:54:39 +00:00
parent 2d37be61e3
commit 417f38f066
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target-mips/op.c
View File

@ -799,7 +799,7 @@ FLOAT_OP(cvtd, w)
} }
FLOAT_OP(cvts, d) FLOAT_OP(cvts, d)
{ {
FST2 = float64_to_float32(WT0, &env->fp_status); FST2 = float64_to_float32(FDT0, &env->fp_status);
DEBUG_FPU_STATE(); DEBUG_FPU_STATE();
RETURN(); RETURN();
} }

6
target-mips/translate.c
View File

@ -1791,7 +1791,7 @@ static void gen_farith (DisasContext *ctx, int fmt, int ft, int fs, int fd, int
break; break;
case FOP(32, 17): /* cvt.s.d */ case FOP(32, 17): /* cvt.s.d */
CHECK_FR(ctx, fs | fd); CHECK_FR(ctx, fs | fd);
GEN_LOAD_FREG_FTN(WT0, fs); GEN_LOAD_FREG_FTN(DT0, fs);
gen_op_float_cvts_d(); gen_op_float_cvts_d();
GEN_STORE_FTN_FREG(fd, WT2); GEN_STORE_FTN_FREG(fd, WT2);
opn = "cvt.s.d"; opn = "cvt.s.d";
@ -1812,7 +1812,7 @@ static void gen_farith (DisasContext *ctx, int fmt, int ft, int fs, int fd, int
break; break;
case FOP(36, 17): /* cvt.w.d */ case FOP(36, 17): /* cvt.w.d */
CHECK_FR(ctx, fs | fd); CHECK_FR(ctx, fs | fd);
GEN_LOAD_FREG_FTN(WT0, fs); GEN_LOAD_FREG_FTN(DT0, fs);
gen_op_float_cvtw_d(); gen_op_float_cvtw_d();
GEN_STORE_FTN_FREG(fd, WT2); GEN_STORE_FTN_FREG(fd, WT2);
opn = "cvt.w.d"; opn = "cvt.w.d";
@ -2089,6 +2089,7 @@ static void decode_opc (DisasContext *ctx)
case 0x39: /* SWC1 */ case 0x39: /* SWC1 */
case 0x3D: /* SDC1 */ case 0x3D: /* SDC1 */
#if defined(MIPS_USES_FPU) #if defined(MIPS_USES_FPU)
save_cpu_state(ctx, 1);
gen_op_cp1_enabled(); gen_op_cp1_enabled();
gen_flt_ldst(ctx, op, rt, rs, imm); gen_flt_ldst(ctx, op, rt, rs, imm);
#else #else
@ -2098,6 +2099,7 @@ static void decode_opc (DisasContext *ctx)
case 0x11: /* CP1 opcode */ case 0x11: /* CP1 opcode */
#if defined(MIPS_USES_FPU) #if defined(MIPS_USES_FPU)
save_cpu_state(ctx, 1);
gen_op_cp1_enabled(); gen_op_cp1_enabled();
op1 = ((ctx->opcode >> 21) & 0x1F); op1 = ((ctx->opcode >> 21) & 0x1F);
switch (op1) { switch (op1) {