mirror of https://github.com/xemu-project/xemu.git
hw/intc/loongson_ipi: Move common definitions to loongson_ipi_common.h
Signed-off-by: Bibo Mao <maobibo@loongson.cn> [PMD: Extracted from bigger commit, added commit description] Co-Developed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Bibo Mao <maobibo@loongson.cn> Tested-by: Bibo Mao <maobibo@loongson.cn> Acked-by: Song Gao <gaosong@loongson.cn> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Tested-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Message-Id: <20240805180622.21001-5-philmd@linaro.org>
This commit is contained in:
parent
7e555781e4
commit
2252e6c94e
|
@ -12,24 +12,6 @@
|
||||||
#include "hw/intc/loongson_ipi_common.h"
|
#include "hw/intc/loongson_ipi_common.h"
|
||||||
#include "hw/sysbus.h"
|
#include "hw/sysbus.h"
|
||||||
|
|
||||||
/* Mainy used by iocsr read and write */
|
|
||||||
#define SMP_IPI_MAILBOX 0x1000ULL
|
|
||||||
#define CORE_STATUS_OFF 0x0
|
|
||||||
#define CORE_EN_OFF 0x4
|
|
||||||
#define CORE_SET_OFF 0x8
|
|
||||||
#define CORE_CLEAR_OFF 0xc
|
|
||||||
#define CORE_BUF_20 0x20
|
|
||||||
#define CORE_BUF_28 0x28
|
|
||||||
#define CORE_BUF_30 0x30
|
|
||||||
#define CORE_BUF_38 0x38
|
|
||||||
#define IOCSR_IPI_SEND 0x40
|
|
||||||
#define IOCSR_MAIL_SEND 0x48
|
|
||||||
#define IOCSR_ANY_SEND 0x158
|
|
||||||
|
|
||||||
#define MAIL_SEND_ADDR (SMP_IPI_MAILBOX + IOCSR_MAIL_SEND)
|
|
||||||
#define MAIL_SEND_OFFSET 0
|
|
||||||
#define ANY_SEND_OFFSET (IOCSR_ANY_SEND - IOCSR_MAIL_SEND)
|
|
||||||
|
|
||||||
#define IPI_MBX_NUM 4
|
#define IPI_MBX_NUM 4
|
||||||
|
|
||||||
#define TYPE_LOONGSON_IPI "loongson_ipi"
|
#define TYPE_LOONGSON_IPI "loongson_ipi"
|
||||||
|
|
|
@ -23,4 +23,23 @@ struct LoongsonIPICommonClass {
|
||||||
SysBusDeviceClass parent_class;
|
SysBusDeviceClass parent_class;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/* Mainy used by iocsr read and write */
|
||||||
|
#define SMP_IPI_MAILBOX 0x1000ULL
|
||||||
|
|
||||||
|
#define CORE_STATUS_OFF 0x0
|
||||||
|
#define CORE_EN_OFF 0x4
|
||||||
|
#define CORE_SET_OFF 0x8
|
||||||
|
#define CORE_CLEAR_OFF 0xc
|
||||||
|
#define CORE_BUF_20 0x20
|
||||||
|
#define CORE_BUF_28 0x28
|
||||||
|
#define CORE_BUF_30 0x30
|
||||||
|
#define CORE_BUF_38 0x38
|
||||||
|
#define IOCSR_IPI_SEND 0x40
|
||||||
|
#define IOCSR_MAIL_SEND 0x48
|
||||||
|
#define IOCSR_ANY_SEND 0x158
|
||||||
|
|
||||||
|
#define MAIL_SEND_ADDR (SMP_IPI_MAILBOX + IOCSR_MAIL_SEND)
|
||||||
|
#define MAIL_SEND_OFFSET 0
|
||||||
|
#define ANY_SEND_OFFSET (IOCSR_ANY_SEND - IOCSR_MAIL_SEND)
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Reference in New Issue