mirror of https://github.com/xemu-project/xemu.git
target/microblaze: Add the opcode-0x0-illegal CPU property
Add the opcode-0x0-illegal CPU property to control if the core should trap opcode zero as illegal. Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Luc Michel <luc.michel@greensocs.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
This commit is contained in:
parent
648db19685
commit
1ee1bd28fc
|
@ -206,7 +206,9 @@ static void mb_cpu_realizefn(DeviceState *dev, Error **errp)
|
|||
(cpu->cfg.dopb_bus_exception ?
|
||||
PVR2_DOPB_BUS_EXC_MASK : 0) |
|
||||
(cpu->cfg.iopb_bus_exception ?
|
||||
PVR2_IOPB_BUS_EXC_MASK : 0);
|
||||
PVR2_IOPB_BUS_EXC_MASK : 0) |
|
||||
(cpu->cfg.opcode_0_illegal ?
|
||||
PVR2_OPCODE_0x0_ILL_MASK : 0);
|
||||
|
||||
env->pvr.regs[5] |= cpu->cfg.dcache_writeback ?
|
||||
PVR5_DCACHE_WRITEBACK_MASK : 0;
|
||||
|
@ -274,6 +276,8 @@ static Property mb_properties[] = {
|
|||
/* Enables bus exceptions on failed instruction fetches. */
|
||||
DEFINE_PROP_BOOL("iopb-bus-exception", MicroBlazeCPU,
|
||||
cfg.iopb_bus_exception, false),
|
||||
DEFINE_PROP_BOOL("opcode-0x0-illegal", MicroBlazeCPU,
|
||||
cfg.opcode_0_illegal, false),
|
||||
DEFINE_PROP_STRING("version", MicroBlazeCPU, cfg.version),
|
||||
DEFINE_PROP_UINT8("pvr", MicroBlazeCPU, cfg.pvr, C_PVR_FULL),
|
||||
DEFINE_PROP_END_OF_LIST(),
|
||||
|
|
|
@ -303,6 +303,7 @@ struct MicroBlazeCPU {
|
|||
bool endi;
|
||||
bool dopb_bus_exception;
|
||||
bool iopb_bus_exception;
|
||||
bool opcode_0_illegal;
|
||||
char *version;
|
||||
uint8_t pvr;
|
||||
} cfg;
|
||||
|
|
|
@ -1573,7 +1573,7 @@ static inline void decode(DisasContext *dc, uint32_t ir)
|
|||
LOG_DIS("%8.8x\t", dc->ir);
|
||||
|
||||
if (ir == 0) {
|
||||
trap_illegal(dc, dc->cpu->env.pvr.regs[2] & PVR2_OPCODE_0x0_ILL_MASK);
|
||||
trap_illegal(dc, dc->cpu->cfg.opcode_0_illegal);
|
||||
/* Don't decode nop/zero instructions any further. */
|
||||
return;
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue