mirror of https://github.com/xemu-project/xemu.git
target/microblaze: Rename DISAS_UPDATE to DISAS_EXIT
The name "update" suggests that something needs updating, but this is not the case. Use "exit" to emphasize that nothing needs doing except to exit. Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Tested-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
8ce97bc188
commit
17e7779652
|
@ -37,7 +37,7 @@
|
||||||
|
|
||||||
/* is_jmp field values */
|
/* is_jmp field values */
|
||||||
#define DISAS_JUMP DISAS_TARGET_0 /* only pc was modified dynamically */
|
#define DISAS_JUMP DISAS_TARGET_0 /* only pc was modified dynamically */
|
||||||
#define DISAS_UPDATE DISAS_TARGET_1 /* cpu state was modified dynamically */
|
#define DISAS_EXIT DISAS_TARGET_1 /* all cpu state modified dynamically */
|
||||||
|
|
||||||
static TCGv_i32 cpu_R[32];
|
static TCGv_i32 cpu_R[32];
|
||||||
static TCGv_i32 cpu_pc;
|
static TCGv_i32 cpu_pc;
|
||||||
|
@ -1161,7 +1161,7 @@ static bool trans_brk(DisasContext *dc, arg_typea_br *arg)
|
||||||
tcg_gen_ori_i32(cpu_msr, cpu_msr, MSR_BIP);
|
tcg_gen_ori_i32(cpu_msr, cpu_msr, MSR_BIP);
|
||||||
tcg_gen_movi_tl(cpu_res_addr, -1);
|
tcg_gen_movi_tl(cpu_res_addr, -1);
|
||||||
|
|
||||||
dc->base.is_jmp = DISAS_UPDATE;
|
dc->base.is_jmp = DISAS_EXIT;
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -1202,7 +1202,7 @@ static bool trans_brki(DisasContext *dc, arg_typeb_br *arg)
|
||||||
~(MSR_VMS | MSR_UMS | MSR_VM | MSR_UM));
|
~(MSR_VMS | MSR_UMS | MSR_VM | MSR_UM));
|
||||||
}
|
}
|
||||||
tcg_gen_ori_i32(cpu_msr, cpu_msr, msr_to_set);
|
tcg_gen_ori_i32(cpu_msr, cpu_msr, msr_to_set);
|
||||||
dc->base.is_jmp = DISAS_UPDATE;
|
dc->base.is_jmp = DISAS_EXIT;
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
return true;
|
return true;
|
||||||
|
@ -1712,7 +1712,7 @@ static void mb_tr_translate_insn(DisasContextBase *dcb, CPUState *cs)
|
||||||
|
|
||||||
/* Force an exit if the per-tb cpu state has changed. */
|
/* Force an exit if the per-tb cpu state has changed. */
|
||||||
if (dc->base.is_jmp == DISAS_NEXT && dc->cpustate_changed) {
|
if (dc->base.is_jmp == DISAS_NEXT && dc->cpustate_changed) {
|
||||||
dc->base.is_jmp = DISAS_UPDATE;
|
dc->base.is_jmp = DISAS_EXIT;
|
||||||
tcg_gen_movi_i32(cpu_pc, dc->base.pc_next);
|
tcg_gen_movi_i32(cpu_pc, dc->base.pc_next);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
@ -1733,7 +1733,7 @@ static void mb_tr_tb_stop(DisasContextBase *dcb, CPUState *cs)
|
||||||
gen_goto_tb(dc, 0, dc->base.pc_next);
|
gen_goto_tb(dc, 0, dc->base.pc_next);
|
||||||
return;
|
return;
|
||||||
|
|
||||||
case DISAS_UPDATE:
|
case DISAS_EXIT:
|
||||||
if (unlikely(cs->singlestep_enabled)) {
|
if (unlikely(cs->singlestep_enabled)) {
|
||||||
gen_raise_exception(dc, EXCP_DEBUG);
|
gen_raise_exception(dc, EXCP_DEBUG);
|
||||||
} else {
|
} else {
|
||||||
|
|
Loading…
Reference in New Issue