ShuriZma
/
stella
mirror of https://github.com/stella-emu/stella.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

one small unsafe optimization for register 15

This commit is contained in:
thrust26 2019-02-25 11:36:42 +01:00
parent 42f9fc88f1
commit d716f42b5c
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/emucore/Thumbulator.cxx
View File

@ -277,9 +277,11 @@ void Thumbulator::write32(uInt32 addr, uInt32 data)
case 0xE0000000: //periph case 0xE0000000: //periph
switch(addr) switch(addr)
{ {
#ifndef UNSAFE_OPTIMIZATIONS
case 0xE0000000: case 0xE0000000:
DO_DISS(statusMsg << "uart: [" << char(data&0xFF) << "]" << endl); DO_DISS(statusMsg << "uart: [" << char(data&0xFF) << "]" << endl);
break; break;
#endif
case 0xE0008004: // T1TCR - Timer 1 Control Register case 0xE0008004: // T1TCR - Timer 1 Control Register
T1TCR = data; T1TCR = data;
@ -491,6 +493,7 @@ uInt32 Thumbulator::read_register(uInt32 reg)
uInt32 data = reg_norm[reg]; uInt32 data = reg_norm[reg];
DO_DBUG(statusMsg << "read_register(" << dec << reg << ")=" << Base::HEX8 << data << endl); DO_DBUG(statusMsg << "read_register(" << dec << reg << ")=" << Base::HEX8 << data << endl);
#ifndef UNSAFE_OPTIMIZATIONS
if(reg == 15) if(reg == 15)
{ {
if(data & 1) if(data & 1)
@ -499,6 +502,7 @@ uInt32 Thumbulator::read_register(uInt32 reg)
} }
data &= ~1; data &= ~1;
} }
#endif
return data; return data;
} }
@ -508,7 +512,9 @@ void Thumbulator::write_register(uInt32 reg, uInt32 data)
reg &= 0xF; reg &= 0xF;
DO_DBUG(statusMsg << "write_register(" << dec << reg << "," << Base::HEX8 << data << ")" << endl); DO_DBUG(statusMsg << "write_register(" << dec << reg << "," << Base::HEX8 << data << ")" << endl);
//#ifndef UNSAFE_OPTIMIZATIONS // this fails when combined with read_register UNSAFE_OPTIMIZATIONS
if(reg == 15) data &= ~1; if(reg == 15) data &= ~1;
//#endif
reg_norm[reg] = data; reg_norm[reg] = data;
} }