ShuriZma
/
stella
mirror of https://github.com/stella-emu/stella.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Finish (untested) cortex M0.

This commit is contained in:
Christian Speckner 2024-07-23 22:00:08 +02:00
parent 48728e532e
commit a3cd0625c5
2 changed files with 1548 additions and 44 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1519
src/emucore/CortexM0.cxx
View File

File diff suppressed because it is too large Load Diff

73
src/emucore/CortexM0.hxx
View File

@ -28,28 +28,55 @@
class CortexM0 class CortexM0
{ {
public: public:
enum class BusTransactionResult : uInt8 { using err_t = uInt64;
ok,
stopAndRollback,
stop,
fail
};
class BusTransactionDelegate { class BusTransactionDelegate {
public: public:
virtual ~BusTransactionDelegate() = default; virtual ~BusTransactionDelegate() = default;
virtual BusTransactionResult read32(uInt32 address, uInt32& value) = 0; virtual err_t read32(uInt32 address, uInt32& value) = 0;
virtual BusTransactionResult read16(uInt32 address, uInt16& value) = 0; virtual err_t read16(uInt32 address, uInt16& value) = 0;
virtual err_t read8(uInt32 address, uInt8& value) = 0;
virtual BusTransactionResult write32(uInt32 address, uInt32 value) = 0; virtual err_t write32(uInt32 address, uInt32 value) = 0;
virtual BusTransactionResult write16(uInt32 address, uInt16 value) = 0; virtual err_t write16(uInt32 address, uInt16 value) = 0;
virtual err_t write8(uInt32 address, uInt8 value) = 0;
virtual BusTransactionResult fetch16(uInt32 address, uInt16& value, uInt8& op) = 0; virtual err_t fetch16(uInt32 address, uInt16& value, uInt8& op);
}; };
static constexpr uInt32 PAGE_SIZE = 4096; static constexpr uInt32 PAGE_SIZE = 4096;
static constexpr err_t ERR_NONE = 0;
static constexpr err_t ERR_UNMAPPED_ACCESS = 1;
static constexpr err_t ERR_WRITE_ACCESS_DENIED = 2;
static constexpr err_t ERR_ACCESS_ALIGNMENT_FAULT = 3;
static constexpr err_t ERR_BKPT = 4;
static constexpr err_t ERR_INVALID_OPERATING_MODE = 5;
static constexpr err_t ERR_UNIMPLEMENTED_INST = 6;
static constexpr err_t ERR_SWI = 7;
static constexpr err_t ERR_UNDEFINED_INST = 8;
static inline bool isErrCustom(err_t err) {
return (err & 0xff) == 0;
}
static inline uInt32 getErrCustom(err_t err) {
return (err & 0xffffffff) >> 8;
}
static inline uInt32 getErrExtra(err_t err) {
return err >> 32;
}
static inline err_t errCustom(uInt32 code, uInt32 extra = 0) {
return ((static_cast<uInt64>(code) << 8) & 0xffffffff) | (static_cast<uInt64>(extra) << 32);
}
static inline err_t errIntrinsic(uInt8 code, uInt32 extra = 0) {
return static_cast<uInt64>(code) | (static_cast<uInt64>(extra) << 32);
}
public: public:
CortexM0(); CortexM0();
@ -69,7 +96,7 @@ class CortexM0
static uInt8 decodeInstructionWord(uInt16 instructionWord); static uInt8 decodeInstructionWord(uInt16 instructionWord);
BusTransactionResult run(uInt32 maxCycles, uInt32& cycles); err_t run(uInt32 maxCycles, uInt32& cycles);
private: private:
@ -90,6 +117,8 @@ class CortexM0
}; };
struct MemoryRegion { struct MemoryRegion {
MemoryRegion() = default;
~MemoryRegion() { ~MemoryRegion() {
if (type == MemoryRegionType::directCode) if (type == MemoryRegionType::directCode)
std::free(access.accessCode.ops); std::free(access.accessCode.ops);
@ -106,23 +135,31 @@ class CortexM0
MemoryRegionAccessCode accessCode; MemoryRegionAccessCode accessCode;
BusTransactionDelegate* delegate; BusTransactionDelegate* delegate;
} access; } access;
private:
MemoryRegion(const MemoryRegion&) = delete;
MemoryRegion(MemoryRegion&&) = delete;
MemoryRegion& operator=(const MemoryRegion&) = delete;
MemoryRegion& operator=(MemoryRegion&&) = delete;
}; };
private: private:
MemoryRegion& setupMapping(uInt32 pageBase, uInt32 pageCount, MemoryRegion& setupMapping(uInt32 pageBase, uInt32 pageCount,
bool readOnly, MemoryRegionType type); bool readOnly, MemoryRegionType type);
BusTransactionResult read32(uInt32 address, uInt32& value); err_t read32(uInt32 address, uInt32& value);
BusTransactionResult read16(uInt32 address, uInt16& value); err_t read16(uInt32 address, uInt16& value);
err_t read8(uInt32 address, uInt8& value);
BusTransactionResult write32(uInt32 address, uInt32 value); err_t write32(uInt32 address, uInt32 value);
BusTransactionResult write16(uInt32 address, uInt16 value); err_t write16(uInt32 address, uInt16 value);
err_t write8(uInt32 address, uInt8 value);
BusTransactionResult fetch16(uInt32 address, uInt16& value, uInt8& op); err_t fetch16(uInt32 address, uInt16& value, uInt8& op);
void do_cvflag(uInt32 a, uInt32 b, uInt32 c); void do_cvflag(uInt32 a, uInt32 b, uInt32 c);
int execute(); err_t execute(uInt16 inst, uInt8 op);
private: private:
std::array<uInt32, 16> reg_norm; // normal execution mode, do not have a thread mode std::array<uInt32, 16> reg_norm; // normal execution mode, do not have a thread mode