ShuriZma
/
stella
mirror of https://github.com/stella-emu/stella.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

optimized complex conditional branches in Thumbulator (affects ~5% instructions)

This commit is contained in:
thrust26 2019-02-22 14:50:52 +01:00
parent 324ba22180
commit 38366b65bb
1 changed files with 26 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
src/emucore/Thumbulator.cxx
View File

@ -498,11 +498,12 @@ void Thumbulator::do_cflag(uInt32 a, uInt32 b, uInt32 c)
{ {
uInt32 rc; uInt32 rc;
cpsr &= ~CPSR_C;
rc = (a & 0x7FFFFFFF) + (b & 0x7FFFFFFF) + c; //carry in rc = (a & 0x7FFFFFFF) + (b & 0x7FFFFFFF) + c; //carry in
rc = (rc >> 31) + (a >> 31) + (b >> 31); //carry out rc = (rc >> 31) + (a >> 31) + (b >> 31); //carry out
if(rc & 2) if(rc & 2)
cpsr |= CPSR_C; cpsr |= CPSR_C;
else
cpsr &= ~CPSR_C;
} }
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
@ -510,7 +511,6 @@ void Thumbulator::do_vflag(uInt32 a, uInt32 b, uInt32 c)
{ {
uInt32 rc, rd; uInt32 rc, rd;
cpsr &= ~CPSR_V;
rc = (a & 0x7FFFFFFF) + (b & 0x7FFFFFFF) + c; //carry in rc = (a & 0x7FFFFFFF) + (b & 0x7FFFFFFF) + c; //carry in
rc >>= 31; //carry in in lsbit rc >>= 31; //carry in in lsbit
rd = (rc & 1) + ((a >> 31) & 1) + ((b >> 31) & 1); //carry out rd = (rc & 1) + ((a >> 31) & 1) + ((b >> 31) & 1); //carry out
@ -518,6 +518,8 @@ void Thumbulator::do_vflag(uInt32 a, uInt32 b, uInt32 c)
rc = (rc^rd) & 1; //if carry in != carry out then signed overflow rc = (rc^rd) & 1; //if carry in != carry out then signed overflow
if(rc) if(rc)
cpsr |= CPSR_V; cpsr |= CPSR_V;
else
cpsr &= ~CPSR_V;
} }
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - // - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
@ -1447,40 +1449,56 @@ int Thumbulator::execute()
case 0xA: //b ge N == V case 0xA: //b ge N == V
DO_DISS(statusMsg << "bge 0x" << Base::HEX8 << (rb-3) << endl); DO_DISS(statusMsg << "bge 0x" << Base::HEX8 << (rb-3) << endl);
ra = 0; /*ra = 0;
if( (cpsr & CPSR_N) && (cpsr & CPSR_V) ) ++ra; if( (cpsr & CPSR_N) && (cpsr & CPSR_V) ) ++ra;
if((!(cpsr & CPSR_N)) && (!(cpsr & CPSR_V))) ++ra; if((!(cpsr & CPSR_N)) && (!(cpsr & CPSR_V))) ++ra;
if(ra) if(ra)
write_register(15, rb);*/
if(((cpsr & CPSR_N) && (cpsr & CPSR_V)) ||
(!(cpsr & CPSR_N)) && (!(cpsr & CPSR_V)))
write_register(15, rb); write_register(15, rb);
return 0; return 0;
case 0xB: //b lt N != V case 0xB: //b lt N != V
DO_DISS(statusMsg << "blt 0x" << Base::HEX8 << (rb-3) << endl); DO_DISS(statusMsg << "blt 0x" << Base::HEX8 << (rb-3) << endl);
ra = 0; /*ra = 0;
if((!(cpsr & CPSR_N)) && (cpsr & CPSR_V)) ++ra; if((!(cpsr & CPSR_N)) && (cpsr & CPSR_V)) ++ra;
if((!(cpsr & CPSR_V)) && (cpsr & CPSR_N)) ++ra; if((!(cpsr & CPSR_V)) && (cpsr & CPSR_N)) ++ra;
if(ra) if(ra)
write_register(15, rb);*/
if((!(cpsr & CPSR_N) && (cpsr & CPSR_V)) ||
(((cpsr & CPSR_N)) && !(cpsr & CPSR_V)))
write_register(15, rb); write_register(15, rb);
return 0; return 0;
case 0xC: //b gt Z==0 and N == V case 0xC: //b gt Z==0 and N == V
DO_DISS(statusMsg << "bgt 0x" << Base::HEX8 << (rb-3) << endl); DO_DISS(statusMsg << "bgt 0x" << Base::HEX8 << (rb-3) << endl);
ra = 0; /*ra = 0;
if( (cpsr & CPSR_N) && (cpsr & CPSR_V) ) ++ra; if( (cpsr & CPSR_N) && (cpsr & CPSR_V) ) ++ra;
if((!(cpsr & CPSR_N)) && (!(cpsr & CPSR_V))) ++ra; if((!(cpsr & CPSR_N)) && (!(cpsr & CPSR_V))) ++ra;
if(cpsr & CPSR_Z) ra = 0; if(cpsr & CPSR_Z) ra = 0;
if(ra) if(ra)
write_register(15, rb); write_register(15, rb);*/
if(!(cpsr & CPSR_Z))
{
if(((cpsr & CPSR_N) && (cpsr & CPSR_V)) ||
(!(cpsr & CPSR_N)) && (!(cpsr & CPSR_V)))
write_register(15, rb);
}
return 0; return 0;
case 0xD: //b le Z==1 or N != V case 0xD: //b le Z==1 or N != V
DO_DISS(statusMsg << "ble 0x" << Base::HEX8 << (rb-3) << endl); DO_DISS(statusMsg << "ble 0x" << Base::HEX8 << (rb-3) << endl);
ra = 0; /*ra = 0;
if((!(cpsr & CPSR_N)) && (cpsr & CPSR_V)) ++ra; if((!(cpsr & CPSR_N)) && (cpsr & CPSR_V)) ++ra;
if((!(cpsr & CPSR_V)) && (cpsr & CPSR_N)) ++ra; if((!(cpsr & CPSR_V)) && (cpsr & CPSR_N)) ++ra;
if(cpsr & CPSR_Z) ++ra; if(cpsr & CPSR_Z) ++ra;
if(ra) if(ra)
write_register(15, rb); write_register(15, rb);*/
if((cpsr & CPSR_Z) ||
(!(cpsr & CPSR_N) && (cpsr & CPSR_V)) ||
(((cpsr & CPSR_N)) && !(cpsr & CPSR_V)))
write_register(15, rb);
return 0; return 0;
case 0xE: case 0xE: