ShuriZma
/
stella
mirror of https://github.com/stella-emu/stella.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

More M6502 micro-optimizations.

This commit is contained in:
Stephen Anthony 2018-08-27 13:47:22 -02:30
parent c901f282bb
commit 13b9bbe5a4
2 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/emucore/M6502.ins
View File

@ -619,7 +619,7 @@ case 0x4b:
A >>= 1; A >>= 1;
notZ = A; notZ = A;
N = 0; N = false;
} }
break; break;
@ -829,12 +829,12 @@ case 0x6b:
if(((value & 0xf0) + (value & 0x10)) > 0x50) if(((value & 0xf0) + (value & 0x10)) > 0x50)
{ {
A = (A + 0x60) & 0xff; A += 0x60;
C = 1; C = true;
} }
else else
{ {
C = 0; C = false;
} }
} }
} }
@ -2674,7 +2674,7 @@ case 0x4a:
A >>= 1; A >>= 1;
notZ = A; notZ = A;
N = 0; N = false;
} }
break; break;
@ -2693,7 +2693,7 @@ case 0x46:
poke(operandAddress, operand, DISASM_WRITE); poke(operandAddress, operand, DISASM_WRITE);
notZ = operand; notZ = operand;
N = 0; N = false;
} }
break; break;
@ -2713,7 +2713,7 @@ case 0x56:
poke(operandAddress, operand, DISASM_WRITE); poke(operandAddress, operand, DISASM_WRITE);
notZ = operand; notZ = operand;
N = 0; N = false;
} }
break; break;
@ -2732,7 +2732,7 @@ case 0x4e:
poke(operandAddress, operand, DISASM_WRITE); poke(operandAddress, operand, DISASM_WRITE);
notZ = operand; notZ = operand;
N = 0; N = false;
} }
break; break;
@ -2753,7 +2753,7 @@ case 0x5e:
poke(operandAddress, operand, DISASM_WRITE); poke(operandAddress, operand, DISASM_WRITE);
notZ = operand; notZ = operand;
N = 0; N = false;
} }
break; break;

12
src/emucore/M6502.m4
View File

@ -445,12 +445,12 @@ define(M6502_ARR, `{
if(((value & 0xf0) + (value & 0x10)) > 0x50) if(((value & 0xf0) + (value & 0x10)) > 0x50)
{ {
A = (A + 0x60) & 0xff; A += 0x60;
C = 1; C = true;
} }
else else
{ {
C = 0; C = false;
} }
} }
}') }')
@ -485,7 +485,7 @@ define(M6502_ASR, `{
A >>= 1; A >>= 1;
notZ = A; notZ = A;
N = 0; N = false;
}') }')
define(M6502_BIT, `{ define(M6502_BIT, `{
@ -695,7 +695,7 @@ define(M6502_LSR, `{
poke(operandAddress, operand, DISASM_WRITE); poke(operandAddress, operand, DISASM_WRITE);
notZ = operand; notZ = operand;
N = 0; N = false;
}') }')
define(M6502_LSRA, `{ define(M6502_LSRA, `{
@ -705,7 +705,7 @@ define(M6502_LSRA, `{
A >>= 1; A >>= 1;
notZ = A; notZ = A;
N = 0; N = false;
}') }')
define(M6502_LXA, `{ define(M6502_LXA, `{