242 lines
8.0 KiB
C++
242 lines
8.0 KiB
C++
/****************************************************************************
|
|
* *
|
|
* Project 64 - A Nintendo 64 emulator. *
|
|
* http://www.pj64-emu.com/ *
|
|
* Copyright (C) 2012 Project64. All rights reserved. *
|
|
* *
|
|
* License: *
|
|
* GNU/GPLv2 http://www.gnu.org/licenses/gpl-2.0.html *
|
|
* *
|
|
****************************************************************************/
|
|
#include "stdafx.h"
|
|
|
|
CDMA::CDMA(CFlashram & FlashRam, CSram & Sram) :
|
|
m_FlashRam(FlashRam),
|
|
m_Sram(Sram)
|
|
{
|
|
}
|
|
|
|
void CDMA::OnFirstDMA (void) {
|
|
switch (g_Rom->CicChipID()) {
|
|
case 1: *(DWORD *)&((g_MMU->Rdram())[0x318]) = g_MMU->RdramSize(); break;
|
|
case 2: *(DWORD *)&((g_MMU->Rdram())[0x318]) = g_MMU->RdramSize(); break;
|
|
case 3: *(DWORD *)&((g_MMU->Rdram())[0x318]) = g_MMU->RdramSize(); break;
|
|
case 5: *(DWORD *)&((g_MMU->Rdram())[0x3F0]) = g_MMU->RdramSize(); break;
|
|
case 6: *(DWORD *)&((g_MMU->Rdram())[0x318]) = g_MMU->RdramSize(); break;
|
|
default: g_Notify->DisplayError("Unhandled CicChip(%d) in first DMA",g_Rom->CicChipID());
|
|
}
|
|
}
|
|
|
|
void CDMA::PI_DMA_READ (void) {
|
|
// PI_STATUS_REG |= PI_STATUS_DMA_BUSY;
|
|
|
|
if ( g_Reg->PI_DRAM_ADDR_REG + g_Reg->PI_RD_LEN_REG + 1 > g_MMU->RdramSize())
|
|
{
|
|
if (bHaveDebugger()) { g_Notify->DisplayError("PI_DMA_READ not in Memory"); }
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
|
|
if ( g_Reg->PI_CART_ADDR_REG >= 0x08000000 && g_Reg->PI_CART_ADDR_REG <= 0x08010000) {
|
|
if (g_System->m_SaveUsing == SaveChip_Auto) { g_System->m_SaveUsing = SaveChip_Sram; }
|
|
if (g_System->m_SaveUsing == SaveChip_Sram) {
|
|
m_Sram.DmaToSram(
|
|
g_MMU->Rdram() + g_Reg->PI_DRAM_ADDR_REG,
|
|
g_Reg->PI_CART_ADDR_REG - 0x08000000,
|
|
g_Reg->PI_RD_LEN_REG + 1
|
|
);
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
if (g_System->m_SaveUsing == SaveChip_FlashRam) {
|
|
m_FlashRam.DmaToFlashram(
|
|
g_MMU->Rdram()+g_Reg->PI_DRAM_ADDR_REG,
|
|
g_Reg->PI_CART_ADDR_REG - 0x08000000,
|
|
g_Reg->PI_WR_LEN_REG + 1
|
|
);
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
}
|
|
if (g_System->m_SaveUsing == SaveChip_FlashRam)
|
|
{
|
|
g_Notify->DisplayError("**** FLashRam DMA Read address %X *****",g_Reg->PI_CART_ADDR_REG);
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
if (bHaveDebugger())
|
|
{
|
|
g_Notify->DisplayError("PI_DMA_READ where are you dmaing to ?");
|
|
}
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
|
|
void CDMA::PI_DMA_WRITE (void) {
|
|
|
|
g_Reg->PI_STATUS_REG |= PI_STATUS_DMA_BUSY;
|
|
if ( g_Reg->PI_DRAM_ADDR_REG + g_Reg->PI_WR_LEN_REG + 1 > g_MMU->RdramSize())
|
|
{
|
|
if (g_Settings->LoadBool(Debugger_ShowUnhandledMemory)) { g_Notify->DisplayError("PI_DMA_WRITE not in Memory"); }
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
|
|
if ( g_Reg->PI_CART_ADDR_REG >= 0x08000000 && g_Reg->PI_CART_ADDR_REG <= 0x08010000) {
|
|
if (g_System->m_SaveUsing == SaveChip_Auto) { g_System->m_SaveUsing = SaveChip_Sram; }
|
|
if (g_System->m_SaveUsing == SaveChip_Sram) {
|
|
m_Sram.DmaFromSram(
|
|
g_MMU->Rdram()+g_Reg->PI_DRAM_ADDR_REG,
|
|
g_Reg->PI_CART_ADDR_REG - 0x08000000,
|
|
g_Reg->PI_WR_LEN_REG + 1
|
|
);
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
return;
|
|
}
|
|
if (g_System->m_SaveUsing == SaveChip_FlashRam) {
|
|
m_FlashRam.DmaFromFlashram(
|
|
g_MMU->Rdram()+g_Reg->PI_DRAM_ADDR_REG,
|
|
g_Reg->PI_CART_ADDR_REG - 0x08000000,
|
|
g_Reg->PI_WR_LEN_REG + 1
|
|
);
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
}
|
|
return;
|
|
}
|
|
|
|
if ( g_Reg->PI_CART_ADDR_REG >= 0x10000000 && g_Reg->PI_CART_ADDR_REG <= 0x1FBFFFFF)
|
|
{
|
|
DWORD i;
|
|
#ifdef tofix
|
|
#ifdef ROM_IN_MAPSPACE
|
|
if (WrittenToRom) {
|
|
DWORD OldProtect;
|
|
VirtualProtect(ROM,m_RomFileSize,PAGE_READONLY, &OldProtect);
|
|
}
|
|
#endif
|
|
#endif
|
|
BYTE * ROM = g_Rom->GetRomAddress();
|
|
BYTE * RDRAM = g_MMU->Rdram();
|
|
g_Reg->PI_CART_ADDR_REG -= 0x10000000;
|
|
if (g_Reg->PI_CART_ADDR_REG + g_Reg->PI_WR_LEN_REG + 1 < g_Rom->GetRomSize()) {
|
|
for (i = 0; i < g_Reg->PI_WR_LEN_REG + 1; i ++) {
|
|
*(RDRAM+((g_Reg->PI_DRAM_ADDR_REG + i) ^ 3)) = *(ROM+((g_Reg->PI_CART_ADDR_REG + i) ^ 3));
|
|
}
|
|
} else {
|
|
DWORD Len;
|
|
Len = g_Rom->GetRomSize() - g_Reg->PI_CART_ADDR_REG;
|
|
for (i = 0; i < Len; i ++) {
|
|
*(RDRAM+((g_Reg->PI_DRAM_ADDR_REG + i) ^ 3)) = *(ROM+((g_Reg->PI_CART_ADDR_REG + i) ^ 3));
|
|
}
|
|
for (i = Len; i < g_Reg->PI_WR_LEN_REG + 1 - Len; i ++) {
|
|
*(RDRAM+((g_Reg->PI_DRAM_ADDR_REG + i) ^ 3)) = 0;
|
|
}
|
|
}
|
|
g_Reg->PI_CART_ADDR_REG += 0x10000000;
|
|
|
|
if (!g_System->DmaUsed())
|
|
{
|
|
g_System->SetDmaUsed(true);
|
|
OnFirstDMA();
|
|
}
|
|
if (g_Recompiler && g_System->bSMM_PIDMA())
|
|
{
|
|
g_Recompiler->ClearRecompCode_Phys(g_Reg->PI_DRAM_ADDR_REG, g_Reg->PI_WR_LEN_REG,CRecompiler::Remove_DMA);
|
|
}
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
//ChangeTimer(PiTimer,(int)(PI_WR_LEN_REG * 8.9) + 50);
|
|
//ChangeTimer(PiTimer,(int)(PI_WR_LEN_REG * 8.9));
|
|
return;
|
|
}
|
|
|
|
if (g_Settings->LoadBool(Debugger_ShowUnhandledMemory)) { g_Notify->DisplayError("PI_DMA_WRITE not in ROM"); }
|
|
g_Reg->PI_STATUS_REG &= ~PI_STATUS_DMA_BUSY;
|
|
g_Reg->MI_INTR_REG |= MI_INTR_PI;
|
|
g_Reg->CheckInterrupts();
|
|
|
|
}
|
|
|
|
void CDMA::SP_DMA_READ (void) {
|
|
g_Reg->SP_DRAM_ADDR_REG &= 0x1FFFFFFF;
|
|
|
|
if (g_Reg->SP_DRAM_ADDR_REG > g_MMU->RdramSize())
|
|
{
|
|
if (bHaveDebugger())
|
|
{
|
|
g_Notify->DisplayError(__FUNCTION__ "\nSP_DRAM_ADDR_REG not in RDRam space");
|
|
}
|
|
g_Reg->SP_DMA_BUSY_REG = 0;
|
|
g_Reg->SP_STATUS_REG &= ~SP_STATUS_DMA_BUSY;
|
|
return;
|
|
}
|
|
|
|
if (g_Reg->SP_RD_LEN_REG + 1 + (g_Reg->SP_MEM_ADDR_REG & 0xFFF) > 0x1000)
|
|
{
|
|
if (bHaveDebugger())
|
|
{
|
|
g_Notify->DisplayError(__FUNCTION__ "\ncould not fit copy in memory segement");
|
|
}
|
|
return;
|
|
}
|
|
|
|
if ((g_Reg->SP_MEM_ADDR_REG & 3) != 0) { g_Notify->BreakPoint(__FILE__,__LINE__); }
|
|
if ((g_Reg->SP_DRAM_ADDR_REG & 3) != 0) { g_Notify->BreakPoint(__FILE__,__LINE__); }
|
|
if (((g_Reg->SP_RD_LEN_REG + 1) & 3) != 0) { g_Notify->BreakPoint(__FILE__,__LINE__); }
|
|
|
|
memcpy( g_MMU->Dmem() + (g_Reg->SP_MEM_ADDR_REG & 0x1FFF), g_MMU->Rdram() + g_Reg->SP_DRAM_ADDR_REG,
|
|
g_Reg->SP_RD_LEN_REG + 1 );
|
|
|
|
g_Reg->SP_DMA_BUSY_REG = 0;
|
|
g_Reg->SP_STATUS_REG &= ~SP_STATUS_DMA_BUSY;
|
|
}
|
|
|
|
void CDMA::SP_DMA_WRITE (void)
|
|
{
|
|
if (g_Reg->SP_DRAM_ADDR_REG > g_MMU->RdramSize())
|
|
{
|
|
if (bHaveDebugger())
|
|
{
|
|
g_Notify->DisplayError("SP DMA WRITE\nSP_DRAM_ADDR_REG not in RDRam space");
|
|
}
|
|
return;
|
|
}
|
|
|
|
if (g_Reg->SP_WR_LEN_REG + 1 + (g_Reg->SP_MEM_ADDR_REG & 0xFFF) > 0x1000)
|
|
{
|
|
if (bHaveDebugger())
|
|
{
|
|
g_Notify->DisplayError("SP DMA WRITE\ncould not fit copy in memory segement");
|
|
}
|
|
return;
|
|
}
|
|
|
|
if ((g_Reg->SP_MEM_ADDR_REG & 3) != 0) { g_Notify->BreakPoint(__FILE__,__LINE__); }
|
|
if ((g_Reg->SP_DRAM_ADDR_REG & 3) != 0) { g_Notify->BreakPoint(__FILE__,__LINE__); }
|
|
if (((g_Reg->SP_WR_LEN_REG + 1) & 3) != 0) { g_Notify->BreakPoint(__FILE__,__LINE__); }
|
|
|
|
memcpy( g_MMU->Rdram() + g_Reg->SP_DRAM_ADDR_REG, g_MMU->Dmem() + (g_Reg->SP_MEM_ADDR_REG & 0x1FFF),
|
|
g_Reg->SP_WR_LEN_REG + 1);
|
|
|
|
g_Reg->SP_DMA_BUSY_REG = 0;
|
|
g_Reg->SP_STATUS_REG &= ~SP_STATUS_DMA_BUSY;
|
|
}
|
|
|