like 1-2 VI/s faster with TLB usage assumed out of the core
This commit is contained in:
parent
ebb2cc340b
commit
bd6997adfb
|
@ -8148,6 +8148,7 @@ Good Name=CD64 Memory Test (PD)
|
||||||
Internal Name=CD64 SIMMtest
|
Internal Name=CD64 SIMMtest
|
||||||
Status=Compatible
|
Status=Compatible
|
||||||
CPU Type=Interpreter
|
CPU Type=Interpreter
|
||||||
|
Use TLB=No
|
||||||
|
|
||||||
[EDA1A0C7-58EE0464-C:0]
|
[EDA1A0C7-58EE0464-C:0]
|
||||||
Good Name=Chaos 89 Demo (PD)
|
Good Name=Chaos 89 Demo (PD)
|
||||||
|
|
Loading…
Reference in New Issue