ShuriZma
/
project64
mirror of https://github.com/project64/project64.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[Android] Get CArmRecompilerOps::ADDI() to use register caching

This commit is contained in:
zilmar 2016-10-01 19:05:15 +10:00
parent aa241e61a0
commit b427722113
1 changed files with 21 additions and 25 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

46
Source/Project64-core/N64System/Recompiler/Arm/ArmRecompilerOps.cpp
View File

@ -1748,40 +1748,36 @@ void CArmRecompilerOps::ADDI()
g_Notify->BreakPoint(__FILE__, __LINE__);
}
UnMap_GPR(m_Opcode.rs, true);
UnMap_GPR(m_Opcode.rt, true);
if (g_Settings->LoadBool(Game_32Bit))
if (IsConst(m_Opcode.rs))
{
CompileInterpterCall((void *)R4300iOp32::ADDI, "R4300iOp32::ADDI");
if (IsMapped(m_Opcode.rt))
{
UnMap_GPR(m_Opcode.rt, false);
}
m_RegWorkingSet.SetMipsRegLo(m_Opcode.rt, GetMipsRegLo(m_Opcode.rs) + (int16_t)m_Opcode.immediate);
m_RegWorkingSet.SetMipsRegState(m_Opcode.rt, CRegInfo::STATE_CONST_32_SIGN);
}
else if (IsMapped(m_Opcode.rs))
{
Map_GPR_32bit(m_Opcode.rt, true, -1);
AddConstToArmReg(GetMipsRegMapLo(m_Opcode.rt), GetMipsRegMapLo(m_Opcode.rs), (int16_t)m_Opcode.immediate);
}
else
{
CompileInterpterCall((void *)R4300iOp::ADDI, "R4300iOp::ADDI");
Map_GPR_32bit(m_Opcode.rt, true, m_Opcode.rs);
AddConstToArmReg(GetMipsRegMapLo(m_Opcode.rt), (int16_t)m_Opcode.immediate);
}
if (g_System->bFastSP() && m_Opcode.rt == 29 && m_Opcode.rs != 29)
{
g_Notify->BreakPoint(__FILE__, __LINE__);
}
}
void CArmRecompilerOps::ADDIU()
{
if (m_Opcode.rt == 0 || (m_Opcode.immediate == 0 && m_Opcode.rs == m_Opcode.rt))
{
return;
}
if (g_System->bFastSP())
{
g_Notify->BreakPoint(__FILE__, __LINE__);
}
UnMap_GPR(m_Opcode.rs, true);
UnMap_GPR(m_Opcode.rt, true);
if (g_Settings->LoadBool(Game_32Bit))
{
CompileInterpterCall((void *)R4300iOp32::ADDIU, "R4300iOp32::ADDIU");
}
else
{
CompileInterpterCall((void *)R4300iOp::ADDIU, "R4300iOp::ADDIU");
}
ADDI();
}
void CArmRecompilerOps::SLTI()