ShuriZma
/
pcsx2
mirror of https://github.com/PCSX2/pcsx2.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
pcsx2/plugins/GSnull/Registers.h

1219 lines
23 KiB
C++
Raw Blame History

/* GSnull
* Copyright (C) 2004-2009 PCSX2 Team
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
*/
#ifndef __REGISTERS_H__
#define __REGISTERS_H__
#ifdef __cplusplus
extern "C" {
#endif
#define GSdefs
#include "PS2Edefs.h"
#include "PS2Etypes.h"
#ifdef __cplusplus
}
#endif
#include "emmintrin.h"
#pragma pack(push, 1)
enum GIF_REG {
GIF_REG_PRIM = 0x00,
GIF_REG_RGBA = 0x01,
GIF_REG_STQ = 0x02,
GIF_REG_UV = 0x03,
GIF_REG_XYZF2 = 0x04,
GIF_REG_XYZ2 = 0x05,
GIF_REG_TEX0_1 = 0x06,
GIF_REG_TEX0_2 = 0x07,
GIF_REG_CLAMP_1 = 0x08,
GIF_REG_CLAMP_2 = 0x09,
GIF_REG_FOG = 0x0a,
GIF_REG_XYZF3 = 0x0c,
GIF_REG_XYZ3 = 0x0d,
GIF_REG_A_D = 0x0e,
GIF_REG_NOP = 0x0f,
};
enum GIF_A_D_REG {
GIF_A_D_REG_PRIM = 0x00,
GIF_A_D_REG_RGBAQ = 0x01,
GIF_A_D_REG_ST = 0x02,
GIF_A_D_REG_UV = 0x03,
GIF_A_D_REG_XYZF2 = 0x04,
GIF_A_D_REG_XYZ2 = 0x05,
GIF_A_D_REG_TEX0_1 = 0x06,
GIF_A_D_REG_TEX0_2 = 0x07,
GIF_A_D_REG_CLAMP_1 = 0x08,
GIF_A_D_REG_CLAMP_2 = 0x09,
GIF_A_D_REG_FOG = 0x0a,
GIF_A_D_REG_XYZF3 = 0x0c,
GIF_A_D_REG_XYZ3 = 0x0d,
GIF_A_D_REG_NOP = 0x0f,
GIF_A_D_REG_TEX1_1 = 0x14,
GIF_A_D_REG_TEX1_2 = 0x15,
GIF_A_D_REG_TEX2_1 = 0x16,
GIF_A_D_REG_TEX2_2 = 0x17,
GIF_A_D_REG_XYOFFSET_1 = 0x18,
GIF_A_D_REG_XYOFFSET_2 = 0x19,
GIF_A_D_REG_PRMODECONT = 0x1a,
GIF_A_D_REG_PRMODE = 0x1b,
GIF_A_D_REG_TEXCLUT = 0x1c,
GIF_A_D_REG_SCANMSK = 0x22,
GIF_A_D_REG_MIPTBP1_1 = 0x34,
GIF_A_D_REG_MIPTBP1_2 = 0x35,
GIF_A_D_REG_MIPTBP2_1 = 0x36,
GIF_A_D_REG_MIPTBP2_2 = 0x37,
GIF_A_D_REG_TEXA = 0x3b,
GIF_A_D_REG_FOGCOL = 0x3d,
GIF_A_D_REG_TEXFLUSH = 0x3f,
GIF_A_D_REG_SCISSOR_1 = 0x40,
GIF_A_D_REG_SCISSOR_2 = 0x41,
GIF_A_D_REG_ALPHA_1 = 0x42,
GIF_A_D_REG_ALPHA_2 = 0x43,
GIF_A_D_REG_DIMX = 0x44,
GIF_A_D_REG_DTHE = 0x45,
GIF_A_D_REG_COLCLAMP = 0x46,
GIF_A_D_REG_TEST_1 = 0x47,
GIF_A_D_REG_TEST_2 = 0x48,
GIF_A_D_REG_PABE = 0x49,
GIF_A_D_REG_FBA_1 = 0x4a,
GIF_A_D_REG_FBA_2 = 0x4b,
GIF_A_D_REG_FRAME_1 = 0x4c,
GIF_A_D_REG_FRAME_2 = 0x4d,
GIF_A_D_REG_ZBUF_1 = 0x4e,
GIF_A_D_REG_ZBUF_2 = 0x4f,
GIF_A_D_REG_BITBLTBUF = 0x50,
GIF_A_D_REG_TRXPOS = 0x51,
GIF_A_D_REG_TRXREG = 0x52,
GIF_A_D_REG_TRXDIR = 0x53,
GIF_A_D_REG_HWREG = 0x54,
GIF_A_D_REG_SIGNAL = 0x60,
GIF_A_D_REG_FINISH = 0x61,
GIF_A_D_REG_LABEL = 0x62,
};
// In case we want to change to/from __fastcall for GIF register handlers:
#define __gifCall __fastcall
typedef void __gifCall FnType_GIFRegHandler(const u32* data);
typedef FnType_GIFRegHandler* GIFRegHandler;
extern FnType_GIFRegHandler GIFPackedRegHandlerNull;
extern FnType_GIFRegHandler GIFPackedRegHandlerRGBA;
extern FnType_GIFRegHandler GIFPackedRegHandlerSTQ;
extern FnType_GIFRegHandler GIFPackedRegHandlerUV;
extern FnType_GIFRegHandler GIFPackedRegHandlerXYZF2;
extern FnType_GIFRegHandler GIFPackedRegHandlerXYZ2;
extern FnType_GIFRegHandler GIFPackedRegHandlerFOG;
extern FnType_GIFRegHandler GIFPackedRegHandlerA_D;
extern FnType_GIFRegHandler GIFPackedRegHandlerNOP;
// These are unimplemented, and fall back on the non-packed versions.
extern FnType_GIFRegHandler GIFPackedRegHandlerPRIM;
template <u32 i>
extern FnType_GIFRegHandler GIFPackedRegHandlerTEX0;
template <u32 i>
extern FnType_GIFRegHandler GIFPackedRegHandlerCLAMP;
extern FnType_GIFRegHandler GIFPackedRegHandlerXYZF3;
extern FnType_GIFRegHandler GIFPackedRegHandlerXYZ3;
extern FnType_GIFRegHandler GIFRegHandlerNull;
extern FnType_GIFRegHandler GIFRegHandlerPRIM;
extern FnType_GIFRegHandler GIFRegHandlerRGBAQ;
extern FnType_GIFRegHandler GIFRegHandlerST;
extern FnType_GIFRegHandler GIFRegHandlerUV;
extern FnType_GIFRegHandler GIFRegHandlerXYZF2;
extern FnType_GIFRegHandler GIFRegHandlerXYZ2;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerTEX0;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerCLAMP;
extern FnType_GIFRegHandler GIFRegHandlerFOG;
extern FnType_GIFRegHandler GIFRegHandlerXYZF3;
extern FnType_GIFRegHandler GIFRegHandlerXYZ3;
extern FnType_GIFRegHandler GIFRegHandlerNOP;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerTEX1;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerTEX2;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerXYOFFSET;
extern FnType_GIFRegHandler GIFRegHandlerPRMODECONT;
extern FnType_GIFRegHandler GIFRegHandlerPRMODE;
extern FnType_GIFRegHandler GIFRegHandlerTEXCLUT;
extern FnType_GIFRegHandler GIFRegHandlerSCANMSK;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerMIPTBP1;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerMIPTBP2;
extern FnType_GIFRegHandler GIFRegHandlerTEXA;
extern FnType_GIFRegHandler GIFRegHandlerFOGCOL;
extern FnType_GIFRegHandler GIFRegHandlerTEXFLUSH;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerSCISSOR;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerALPHA;
extern FnType_GIFRegHandler GIFRegHandlerDIMX;
extern FnType_GIFRegHandler GIFRegHandlerDTHE;
extern FnType_GIFRegHandler GIFRegHandlerCOLCLAMP;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerTEST;
extern FnType_GIFRegHandler GIFRegHandlerPABE;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerFBA;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerFRAME;
template <u32 i>
extern FnType_GIFRegHandler GIFRegHandlerZBUF;
extern FnType_GIFRegHandler GIFRegHandlerBITBLTBUF;
extern FnType_GIFRegHandler GIFRegHandlerTRXPOS;
extern FnType_GIFRegHandler GIFRegHandlerTRXREG;
extern FnType_GIFRegHandler GIFRegHandlerTRXDIR;
extern FnType_GIFRegHandler GIFRegHandlerHWREG;
extern FnType_GIFRegHandler GIFRegHandlerSIGNAL;
extern FnType_GIFRegHandler GIFRegHandlerFINISH;
extern FnType_GIFRegHandler GIFRegHandlerLABEL;
enum GS_PRIM {
GS_POINTLIST = 0,
GS_LINELIST = 1,
GS_LINESTRIP = 2,
GS_TRIANGLELIST = 3,
GS_TRIANGLESTRIP = 4,
GS_TRIANGLEFAN = 5,
GS_SPRITE = 6,
GS_INVALID = 7,
};
enum GS_PRIM_CLASS {
GS_POINT_CLASS = 0,
GS_LINE_CLASS = 1,
GS_TRIANGLE_CLASS = 2,
GS_SPRITE_CLASS = 3,
GS_INVALID_CLASS = 7,
};
enum GS_PSM {
PSM_PSMCT32 = 0, // 0000-0000
PSM_PSMCT24 = 1, // 0000-0001
PSM_PSMCT16 = 2, // 0000-0010
PSM_PSMCT16S = 10, // 0000-1010
PSM_PSMT8 = 19, // 0001-0011
PSM_PSMT4 = 20, // 0001-0100
PSM_PSMT8H = 27, // 0001-1011
PSM_PSMT4HL = 36, // 0010-0100
PSM_PSMT4HH = 44, // 0010-1100
PSM_PSMZ32 = 48, // 0011-0000
PSM_PSMZ24 = 49, // 0011-0001
PSM_PSMZ16 = 50, // 0011-0010
PSM_PSMZ16S = 58, // 0011-1010
};
enum GS_TFX {
TFX_MODULATE = 0,
TFX_DECAL = 1,
TFX_HIGHLIGHT = 2,
TFX_HIGHLIGHT2 = 3,
TFX_NONE = 4,
};
enum GS_CLAMP {
CLAMP_REPEAT = 0,
CLAMP_CLAMP = 1,
CLAMP_REGION_CLAMP = 2,
CLAMP_REGION_REPEAT = 3,
};
enum GS_ZTST {
ZTST_NEVER = 0,
ZTST_ALWAYS = 1,
ZTST_GEQUAL = 2,
ZTST_GREATER = 3,
};
enum GS_ATST {
ATST_NEVER = 0,
ATST_ALWAYS = 1,
ATST_LESS = 2,
ATST_LEQUAL = 3,
ATST_EQUAL = 4,
ATST_GEQUAL = 5,
ATST_GREATER = 6,
ATST_NOTEQUAL = 7,
};
enum GS_AFAIL {
AFAIL_KEEP = 0,
AFAIL_FB_ONLY = 1,
AFAIL_ZB_ONLY = 2,
AFAIL_RGB_ONLY = 3,
};
#define REG32(name) \
union name \
{ \
u32 _u32; \
struct \
{
#define REG64(name) \
union name \
{ \
u64 _u64; \
u32 _u32[2]; \
/*void operator = (const GSVector4i& v) {GSVector4i::storel(this, v);} \
bool operator == (const union name& r) const {return ((GSVector4i)r).eq(*this);} \
bool operator != (const union name& r) const {return !((GSVector4i)r).eq(*this);} \
operator GSVector4i() const {return GSVector4i::loadl(this);}*/ \
struct \
{
#define REG128(name) \
union name \
{ \
u64 _u64[2]; \
u32 _u32[4]; \
struct \
{
#define REG32_(prefix, name) REG32(prefix##name)
#define REG64_(prefix, name) REG64(prefix##name)
#define REG128_(prefix, name) REG128(prefix##name)
#define REG_END \
} \
; \
} \
;
#define REG_END2 \
} \
;
#define REG32_SET(name) \
struct name \
{
#define REG64_SET(name) \
struct name \
{
#define REG128_SET(name) \
struct name \
{
#define REG_SET_END \
} \
;
REG64_(GSReg, BGCOLOR)
u32 R : 8;
u32 G : 8;
u32 B : 8;
u32 _PAD1 : 8;
u32 _PAD2 : 32;
REG_END
REG64_(GSReg, BUSDIR)
u32 DIR : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GSReg, CSR)
u32 rSIGNAL : 1;
u32 rFINISH : 1;
u32 rHSINT : 1;
u32 rVSINT : 1;
u32 rEDWINT : 1;
u32 rZERO1 : 1;
u32 rZERO2 : 1;
u32 r_PAD1 : 1;
u32 rFLUSH : 1;
u32 rRESET : 1;
u32 r_PAD2 : 2;
u32 rNFIELD : 1;
u32 rFIELD : 1;
u32 rFIFO : 2;
u32 rREV : 8;
u32 rID : 8;
u32 wSIGNAL : 1;
u32 wFINISH : 1;
u32 wHSINT : 1;
u32 wVSINT : 1;
u32 wEDWINT : 1;
u32 wZERO1 : 1;
u32 wZERO2 : 1;
u32 w_PAD1 : 1;
u32 wFLUSH : 1;
u32 wRESET : 1;
u32 w_PAD2 : 2;
u32 wNFIELD : 1;
u32 wFIELD : 1;
u32 wFIFO : 2;
u32 wREV : 8;
u32 wID : 8;
REG_END
REG64_(GSReg, DISPFB) // (-1/2)
u32 FBP : 9;
u32 FBW : 6;
u32 PSM : 5;
u32 _PAD : 12;
u32 DBX : 11;
u32 DBY : 11;
u32 _PAD2 : 10;
REG_END2
u32 Block() const { return FBP << 5; }
REG_END2
REG64_(GSReg, DISPLAY) // (-1/2)
u32 DX : 12;
u32 DY : 11;
u32 MAGH : 4;
u32 MAGV : 2;
u32 _PAD : 3;
u32 DW : 12;
u32 DH : 11;
u32 _PAD2 : 9;
REG_END
REG64_(GSReg, EXTBUF)
u32 EXBP : 14;
u32 EXBW : 6;
u32 FBIN : 2;
u32 WFFMD : 1;
u32 EMODA : 2;
u32 EMODC : 2;
u32 _PAD1 : 5;
u32 WDX : 11;
u32 WDY : 11;
u32 _PAD2 : 10;
REG_END
REG64_(GSReg, EXTDATA)
u32 SX : 12;
u32 SY : 11;
u32 SMPH : 4;
u32 SMPV : 2;
u32 _PAD1 : 3;
u32 WW : 12;
u32 WH : 11;
u32 _PAD2 : 9;
REG_END
REG64_(GSReg, EXTWRITE)
u32 WRITE : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GSReg, IMR)
u32 _PAD1 : 8;
u32 SIGMSK : 1;
u32 FINISHMSK : 1;
u32 HSMSK : 1;
u32 VSMSK : 1;
u32 EDWMSK : 1;
u32 _PAD2 : 19;
u32 _PAD3 : 32;
REG_END
REG64_(GSReg, PMODE)
union
{
struct
{
u32 EN1 : 1;
u32 EN2 : 1;
u32 CRTMD : 3;
u32 MMOD : 1;
u32 AMOD : 1;
u32 SLBG : 1;
u32 ALP : 8;
u32 _PAD : 16;
u32 _PAD1 : 32;
};
struct
{
u32 EN : 2;
u32 _PAD2 : 30;
u32 _PAD3 : 32;
};
};
REG_END
REG64_(GSReg, SIGLBLID)
u32 SIGID : 32;
u32 LBLID : 32;
REG_END
REG64_(GSReg, SMODE1)
u32 RC : 3;
u32 LC : 7;
u32 T1248 : 2;
u32 SLCK : 1;
u32 CMOD : 2;
u32 EX : 1;
u32 PRST : 1;
u32 SINT : 1;
u32 XPCK : 1;
u32 PCK2 : 2;
u32 SPML : 4;
u32 GCONT : 1; // YCrCb
u32 PHS : 1;
u32 PVS : 1;
u32 PEHS : 1;
u32 PEVS : 1;
u32 CLKSEL : 2;
u32 NVCK : 1;
u32 SLCK2 : 1;
u32 VCKSEL : 2;
u32 VHP : 1;
u32 _PAD1 : 27;
REG_END
/*
// pal
CLKSEL=1 CMOD=3 EX=0 GCONT=0 LC=32 NVCK=1 PCK2=0 PEHS=0 PEVS=0 PHS=0 PRST=1 PVS=0 RC=4 SINT=0 SLCK=0 SLCK2=1 SPML=4 T1248=1 VCKSEL=1 VHP=0 XPCK=0
// ntsc
CLKSEL=1 CMOD=2 EX=0 GCONT=0 LC=32 NVCK=1 PCK2=0 PEHS=0 PEVS=0 PHS=0 PRST=1 PVS=0 RC=4 SINT=0 SLCK=0 SLCK2=1 SPML=4 T1248=1 VCKSEL=1 VHP=0 XPCK=0
// ntsc progressive (SoTC)
CLKSEL=1 CMOD=0 EX=0 GCONT=0 LC=32 NVCK=1 PCK2=0 PEHS=0 PEVS=0 PHS=0 PRST=1 PVS=0 RC=4 SINT=0 SLCK=0 SLCK2=1 SPML=2 T1248=1 VCKSEL=1 VHP=1 XPCK=0
*/
REG64_(GSReg, SMODE2)
u32 INT : 1;
u32 FFMD : 1;
u32 DPMS : 2;
u32 _PAD2 : 28;
u32 _PAD3 : 32;
REG_END
REG64_(GSReg, SRFSH)
u32 _DUMMY;
// TODO
REG_END
REG64_(GSReg, SYNCH1)
u32 _DUMMY;
// TODO
REG_END
REG64_(GSReg, SYNCH2)
u32 _DUMMY;
// TODO
REG_END
REG64_(GSReg, SYNCV)
u64 _DUMMY;
// TODO
REG_END
REG64_SET(GSReg)
GSRegBGCOLOR BGCOLOR;
GSRegBUSDIR BUSDIR;
GSRegCSR CSR;
GSRegDISPFB DISPFB;
GSRegDISPLAY DISPLAY;
GSRegEXTBUF EXTBUF;
GSRegEXTDATA EXTDATA;
GSRegEXTWRITE EXTWRITE;
GSRegIMR IMR;
GSRegPMODE PMODE;
GSRegSIGLBLID SIGLBLID;
GSRegSMODE1 SMODE1;
GSRegSMODE2 SMODE2;
REG_SET_END
//
// GIFTag
/*REG128(GIFTag)
u32 NLOOP:15;
u32 EOP:1;
u32 _PAD1:16;
u32 _PAD2:14;
u32 PRE:1;
u32 PRIM:11;
u32 FLG:2; // enum GIF_FLG
u32 NREG:4;
u64 REGS:64;
REG_END*/
// GIFReg
REG64_(GIFReg, ALPHA)
u32 A : 2;
u32 B : 2;
u32 C : 2;
u32 D : 2;
u32 _PAD1 : 24;
u32 FIX : 8;
u32 _PAD2 : 24;
REG_END2
// opaque => output will be Cs/As
//__forceinline bool IsOpaque() const {return (A == B || C == 2 && FIX == 0) && D == 0 || (A == 0 && B == D && C == 2 && FIX == 0x80);}
//__forceinline bool IsOpaque(int amin, int amax) const {return (A == B || amax == 0) && D == 0 || A == 0 && B == D && amin == 0x80 && amax == 0x80;}
REG_END2
REG64_(GIFReg, BITBLTBUF)
u32 SBP : 14;
u32 _PAD1 : 2;
u32 SBW : 6;
u32 _PAD2 : 2;
u32 SPSM : 6;
u32 _PAD3 : 2;
u32 DBP : 14;
u32 _PAD4 : 2;
u32 DBW : 6;
u32 _PAD5 : 2;
u32 DPSM : 6;
u32 _PAD6 : 2;
REG_END
REG64_(GIFReg, CLAMP)
union
{
struct
{
u32 WMS : 2;
u32 WMT : 2;
u32 MINU : 10;
u32 MAXU : 10;
u32 _PAD1 : 8;
u32 _PAD2 : 2;
u32 MAXV : 10;
u32 _PAD3 : 20;
};
struct
{
u64 _PAD4 : 24;
u64 MINV : 10;
u64 _PAD5 : 30;
};
};
REG_END
REG64_(GIFReg, COLCLAMP)
u32 CLAMP : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, DIMX)
s32 DM00 : 3;
s32 _PAD00 : 1;
s32 DM01 : 3;
s32 _PAD01 : 1;
s32 DM02 : 3;
s32 _PAD02 : 1;
s32 DM03 : 3;
s32 _PAD03 : 1;
s32 DM10 : 3;
s32 _PAD10 : 1;
s32 DM11 : 3;
s32 _PAD11 : 1;
s32 DM12 : 3;
s32 _PAD12 : 1;
s32 DM13 : 3;
s32 _PAD13 : 1;
s32 DM20 : 3;
s32 _PAD20 : 1;
s32 DM21 : 3;
s32 _PAD21 : 1;
s32 DM22 : 3;
s32 _PAD22 : 1;
s32 DM23 : 3;
s32 _PAD23 : 1;
s32 DM30 : 3;
s32 _PAD30 : 1;
s32 DM31 : 3;
s32 _PAD31 : 1;
s32 DM32 : 3;
s32 _PAD32 : 1;
s32 DM33 : 3;
s32 _PAD33 : 1;
REG_END
REG64_(GIFReg, DTHE)
u32 DTHE : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, FBA)
u32 FBA : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, FINISH)
u32 _PAD1 : 32;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, FOG)
u32 _PAD1 : 32;
u32 _PAD2 : 24;
u32 F : 8;
REG_END
REG64_(GIFReg, FOGCOL)
u32 FCR : 8;
u32 FCG : 8;
u32 FCB : 8;
u32 _PAD1 : 8;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, FRAME)
u32 FBP : 9;
u32 _PAD1 : 7;
u32 FBW : 6;
u32 _PAD2 : 2;
u32 PSM : 6;
u32 _PAD3 : 2;
u32 FBMSK : 32;
REG_END2
u32 Block() const { return FBP << 5; }
REG_END2
REG64_(GIFReg, HWREG)
u32 DATA_LOWER : 32;
u32 DATA_UPPER : 32;
REG_END
REG64_(GIFReg, LABEL)
u32 ID : 32;
u32 IDMSK : 32;
REG_END
REG64_(GIFReg, MIPTBP1)
u64 TBP1 : 14;
u64 TBW1 : 6;
u64 TBP2 : 14;
u64 TBW2 : 6;
u64 TBP3 : 14;
u64 TBW3 : 6;
u64 _PAD : 4;
REG_END
REG64_(GIFReg, MIPTBP2)
u64 TBP4 : 14;
u64 TBW4 : 6;
u64 TBP5 : 14;
u64 TBW5 : 6;
u64 TBP6 : 14;
u64 TBW6 : 6;
u64 _PAD : 4;
REG_END
REG64_(GIFReg, NOP)
u32 _PAD1 : 32;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, PABE)
u32 PABE : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, PRIM)
u32 PRIM : 3;
u32 IIP : 1;
u32 TME : 1;
u32 FGE : 1;
u32 ABE : 1;
u32 AA1 : 1;
u32 FST : 1;
u32 CTXT : 1;
u32 FIX : 1;
u32 _PAD1 : 21;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, PRMODE)
u32 _PRIM : 3;
u32 IIP : 1;
u32 TME : 1;
u32 FGE : 1;
u32 ABE : 1;
u32 AA1 : 1;
u32 FST : 1;
u32 CTXT : 1;
u32 FIX : 1;
u32 _PAD2 : 21;
u32 _PAD3 : 32;
REG_END
REG64_(GIFReg, PRMODECONT)
u32 AC : 1;
u32 _PAD1 : 31;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, RGBAQ)
u32 R : 8;
u32 G : 8;
u32 B : 8;
u32 A : 8;
float Q;
REG_END
REG64_(GIFReg, SCANMSK)
u32 MSK : 2;
u32 _PAD1 : 30;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, SCISSOR)
u32 SCAX0 : 11;
u32 _PAD1 : 5;
u32 SCAX1 : 11;
u32 _PAD2 : 5;
u32 SCAY0 : 11;
u32 _PAD3 : 5;
u32 SCAY1 : 11;
u32 _PAD4 : 5;
REG_END
REG64_(GIFReg, SIGNAL)
u32 ID : 32;
u32 IDMSK : 32;
REG_END
REG64_(GIFReg, ST)
float S;
float T;
REG_END
REG64_(GIFReg, TEST)
u32 ATE : 1;
u32 ATST : 3;
u32 AREF : 8;
u32 AFAIL : 2;
u32 DATE : 1;
u32 DATM : 1;
u32 ZTE : 1;
u32 ZTST : 2;
u32 _PAD1 : 13;
u32 _PAD2 : 32;
REG_END2
__forceinline bool DoFirstPass() { return !ATE || ATST != ATST_NEVER; } // not all pixels fail automatically
__forceinline bool DoSecondPass() { return ATE && ATST != ATST_ALWAYS && AFAIL != AFAIL_KEEP; } // pixels may fail, write fb/z
__forceinline bool NoSecondPass() { return ATE && ATST != ATST_ALWAYS && AFAIL == AFAIL_KEEP; } // pixels may fail, no output
REG_END2
REG64_(GIFReg, TEX0)
union
{
struct
{
u32 TBP0 : 14;
u32 TBW : 6;
u32 PSM : 6;
u32 TW : 4;
u32 _PAD1 : 2;
u32 _PAD2 : 2;
u32 TCC : 1;
u32 TFX : 2;
u32 CBP : 14;
u32 CPSM : 4;
u32 CSM : 1;
u32 CSA : 5;
u32 CLD : 3;
};
struct
{
u64 _PAD3 : 30;
u64 TH : 4;
u64 _PAD4 : 30;
};
};
REG_END2
//__forceinline bool IsRepeating() {return ((u32)1 << TW) > (TBW << 6);}
REG_END2
REG64_(GIFReg, TEX1)
u32 LCM : 1;
u32 _PAD1 : 1;
u32 MXL : 3;
u32 MMAG : 1;
u32 MMIN : 3;
u32 MTBA : 1;
u32 _PAD2 : 9;
u32 L : 2;
u32 _PAD3 : 11;
s32 K : 12; // 1:7:4
u32 _PAD4 : 20;
REG_END2
bool IsMinLinear() const { return (MMIN == 1) || (MMIN & 4); }
bool IsMagLinear() const { return MMAG; }
REG_END2
REG64_(GIFReg, TEX2)
u32 _PAD1 : 20;
u32 PSM : 6;
u32 _PAD2 : 6;
u32 _PAD3 : 5;
u32 CBP : 14;
u32 CPSM : 4;
u32 CSM : 1;
u32 CSA : 5;
u32 CLD : 3;
REG_END
REG64_(GIFReg, TEXA)
u32 TA0 : 8;
u32 _PAD1 : 7;
u32 AEM : 1;
u32 _PAD2 : 16;
u32 TA1 : 8;
u32 _PAD3 : 24;
REG_END
REG64_(GIFReg, TEXCLUT)
u32 CBW : 6;
u32 COU : 6;
u32 COV : 10;
u32 _PAD1 : 10;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, TEXFLUSH)
u32 _PAD1 : 32;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, TRXDIR)
u32 XDIR : 2;
u32 _PAD1 : 30;
u32 _PAD2 : 32;
REG_END
REG64_(GIFReg, TRXPOS)
u32 SSAX : 11;
u32 _PAD1 : 5;
u32 SSAY : 11;
u32 _PAD2 : 5;
u32 DSAX : 11;
u32 _PAD3 : 5;
u32 DSAY : 11;
u32 DIRY : 1;
u32 DIRX : 1;
u32 _PAD4 : 3;
REG_END
REG64_(GIFReg, TRXREG)
u32 RRW : 12;
u32 _PAD1 : 20;
u32 RRH : 12;
u32 _PAD2 : 20;
REG_END
// GSState::GIFPackedRegHandlerUV and GSState::GIFRegHandlerUV will make sure that the _PAD1/2 bits are set to zero
REG64_(GIFReg, UV)
u32 U : 16;
// u32 _PAD1:2;
u32 V : 16;
// u32 _PAD2:2;
u32 _PAD3 : 32;
REG_END
// GSState::GIFRegHandlerXYOFFSET will make sure that the _PAD1/2 bits are set to zero
REG64_(GIFReg, XYOFFSET)
u32 OFX; // :16; u32 _PAD1:16;
u32 OFY; // :16; u32 _PAD2:16;
REG_END
REG64_(GIFReg, XYZ)
u32 X : 16;
u32 Y : 16;
u32 Z : 32;
REG_END
REG64_(GIFReg, XYZF)
u32 X : 16;
u32 Y : 16;
u32 Z : 24;
u32 F : 8;
REG_END
REG64_(GIFReg, ZBUF)
u32 ZBP : 9;
u32 _PAD1 : 15;
// u32 PSM:4;
// u32 _PAD2:4;
u32 PSM : 6;
u32 _PAD2 : 2;
u32 ZMSK : 1;
u32 _PAD3 : 31;
REG_END2
u32 Block() const { return ZBP << 5; }
REG_END2
REG64_SET(GIFReg)
GIFRegALPHA ALPHA;
GIFRegBITBLTBUF BITBLTBUF;
GIFRegCLAMP CLAMP;
GIFRegCOLCLAMP COLCLAMP;
GIFRegDIMX DIMX;
GIFRegDTHE DTHE;
GIFRegFBA FBA;
GIFRegFINISH FINISH;
GIFRegFOG FOG;
GIFRegFOGCOL FOGCOL;
GIFRegFRAME FRAME;
GIFRegHWREG HWREG;
GIFRegLABEL LABEL;
GIFRegMIPTBP1 MIPTBP1;
GIFRegMIPTBP2 MIPTBP2;
GIFRegNOP NOP;
GIFRegPABE PABE;
GIFRegPRIM PRIM;
GIFRegPRMODE PRMODE;
GIFRegPRMODECONT PRMODECONT;
GIFRegRGBAQ RGBAQ;
GIFRegSCANMSK SCANMSK;
GIFRegSCISSOR SCISSOR;
GIFRegSIGNAL SIGNAL;
GIFRegST ST;
GIFRegTEST TEST;
GIFRegTEX0 TEX0;
GIFRegTEX1 TEX1;
GIFRegTEX2 TEX2;
GIFRegTEXA TEXA;
GIFRegTEXCLUT TEXCLUT;
GIFRegTEXFLUSH TEXFLUSH;
GIFRegTRXDIR TRXDIR;
GIFRegTRXPOS TRXPOS;
GIFRegTRXREG TRXREG;
GIFRegUV UV;
GIFRegXYOFFSET XYOFFSET;
GIFRegXYZ XYZ;
GIFRegXYZF XYZF;
GIFRegZBUF ZBUF;
REG_SET_END
REG64_SET(GIFCTXTReg)
GIFRegTEX0 TEX0;
GIFRegCLAMP CLAMP;
GIFRegTEX1 TEX1;
GIFRegTEX2 TEX2;
GIFRegXYOFFSET XYOFFSET;
GIFRegMIPTBP1 MIPTBP1;
GIFRegMIPTBP2 MIPTBP2;
GIFRegSCISSOR SCISSOR;
GIFRegALPHA ALPHA;
GIFRegTEST TEST;
GIFRegFBA FBA;
GIFRegFRAME FRAME;
GIFRegZBUF ZBUF;
REG_SET_END
// GIFPacked
REG128_(GIFPacked, PRIM)
u32 PRIM : 11;
u32 _PAD1 : 21;
u32 _PAD2 : 32;
u32 _PAD3 : 32;
u32 _PAD4 : 32;
REG_END
REG128_(GIFPacked, RGBA)
u32 R : 8;
u32 _PAD1 : 24;
u32 G : 8;
u32 _PAD2 : 24;
u32 B : 8;
u32 _PAD3 : 24;
u32 A : 8;
u32 _PAD4 : 24;
REG_END
REG128_(GIFPacked, STQ)
float S;
float T;
float Q;
u32 _PAD1 : 32;
REG_END
REG128_(GIFPacked, UV)
u32 U : 14;
u32 _PAD1 : 18;
u32 V : 14;
u32 _PAD2 : 18;
u32 _PAD3 : 32;
u32 _PAD4 : 32;
REG_END
REG128_(GIFPacked, XYZF2)
u32 X : 16;
u32 _PAD1 : 16;
u32 Y : 16;
u32 _PAD2 : 16;
u32 _PAD3 : 4;
u32 Z : 24;
u32 _PAD4 : 4;
u32 _PAD5 : 4;
u32 F : 8;
u32 _PAD6 : 3;
u32 ADC : 1;
u32 _PAD7 : 16;
REG_END
REG128_(GIFPacked, XYZ2)
u32 X : 16;
u32 _PAD1 : 16;
u32 Y : 16;
u32 _PAD2 : 16;
u32 Z : 32;
u32 _PAD3 : 15;
u32 ADC : 1;
u32 _PAD4 : 16;
REG_END
REG128_(GIFPacked, FOG)
u32 _PAD1 : 32;
u32 _PAD2 : 32;
u32 _PAD3 : 32;
u32 _PAD4 : 4;
u32 F : 8;
u32 _PAD5 : 20;
REG_END
REG128_(GIFPacked, A_D)
u64 DATA : 64;
u32 ADDR : 8; // enum GIF_A_D_REG
u32 _PAD1 : 24;
u32 _PAD2 : 32;
REG_END
REG128_(GIFPacked, NOP)
u32 _PAD1 : 32;
u32 _PAD2 : 32;
u32 _PAD3 : 32;
u32 _PAD4 : 32;
REG_END
REG128_SET(GIFPackedReg)
GIFReg r;
GIFPackedPRIM PRIM;
GIFPackedRGBA RGBA;
GIFPackedSTQ STQ;
GIFPackedUV UV;
GIFPackedXYZF2 XYZF2;
GIFPackedXYZ2 XYZ2;
GIFPackedFOG FOG;
GIFPackedA_D A_D;
GIFPackedNOP NOP;
REG_SET_END
struct GSPrivRegSet
{
union
{
struct
{
GSRegPMODE PMODE;
u64 _pad1;
GSRegSMODE1 SMODE1;
u64 _pad2;
GSRegSMODE2 SMODE2;
u64 _pad3;
GSRegSRFSH SRFSH;
u64 _pad4;
GSRegSYNCH1 SYNCH1;
u64 _pad5;
GSRegSYNCH2 SYNCH2;
u64 _pad6;
GSRegSYNCV SYNCV;
u64 _pad7;
struct
{
GSRegDISPFB DISPFB;
u64 _pad1;
GSRegDISPLAY DISPLAY;
u64 _pad2;
} DISP[2];
GSRegEXTBUF EXTBUF;
u64 _pad8;
GSRegEXTDATA EXTDATA;
u64 _pad9;
GSRegEXTWRITE EXTWRITE;
u64 _pad10;
GSRegBGCOLOR BGCOLOR;
u64 _pad11;
};
u8 _pad12[0x1000];
};
union
{
struct
{
GSRegCSR CSR;
u64 _pad13;
GSRegIMR IMR;
u64 _pad14;
u64 _unk1[4];
GSRegBUSDIR BUSDIR;
u64 _pad15;
u64 _unk2[6];
GSRegSIGLBLID SIGLBLID;
u64 _pad16;
};
u8 _pad17[0x1000];
};
};
#pragma pack(pop)
#endif
Reference in New Issue View Git Blame Copy Permalink