mirror of https://github.com/PCSX2/pcsx2.git
272 lines
10 KiB
C++
272 lines
10 KiB
C++
/* PCSX2 - PS2 Emulator for PCs
|
|
* Copyright (C) 2002-2010 PCSX2 Dev Team
|
|
*
|
|
* PCSX2 is free software: you can redistribute it and/or modify it under the terms
|
|
* of the GNU Lesser General Public License as published by the Free Software Found-
|
|
* ation, either version 3 of the License, or (at your option) any later version.
|
|
*
|
|
* PCSX2 is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
|
* PURPOSE. See the GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with PCSX2.
|
|
* If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/*
|
|
* ix86 core v0.9.1
|
|
*
|
|
* Original Authors (v0.6.2 and prior):
|
|
* linuzappz <linuzappz@pcsx.net>
|
|
* alexey silinov
|
|
* goldfinger
|
|
* zerofrog(@gmail.com)
|
|
*
|
|
* Authors of v0.9.1:
|
|
* Jake.Stine(@gmail.com)
|
|
* cottonvibes(@gmail.com)
|
|
* sudonim(1@gmail.com)
|
|
*/
|
|
|
|
#include "common/emitter/internal.h"
|
|
#include "common/emitter/implement/helpers.h"
|
|
|
|
namespace x86Emitter
|
|
{
|
|
|
|
// =====================================================================================================
|
|
// Group 1 Instructions - ADD, SUB, ADC, etc.
|
|
// =====================================================================================================
|
|
|
|
// Note on "[Indirect],Imm" forms : use int as the source operand since it's "reasonably inert" from a
|
|
// compiler perspective. (using uint tends to make the compiler try and fail to match signed immediates
|
|
// with one of the other overloads).
|
|
static void _g1_IndirectImm(G1Type InstType, const xIndirect64orLess& sibdest, int imm)
|
|
{
|
|
if (sibdest.Is8BitOp())
|
|
{
|
|
xOpWrite(sibdest.GetPrefix16(), 0x80, InstType, sibdest);
|
|
|
|
xWrite<s8>(imm);
|
|
}
|
|
else
|
|
{
|
|
u8 opcode = is_s8(imm) ? 0x83 : 0x81;
|
|
xOpWrite(sibdest.GetPrefix16(), opcode, InstType, sibdest, is_s8(imm) ? 1 : sibdest.GetImmSize());
|
|
|
|
if (is_s8(imm))
|
|
xWrite<s8>(imm);
|
|
else
|
|
sibdest.xWriteImm(imm);
|
|
}
|
|
}
|
|
|
|
void _g1_EmitOp(G1Type InstType, const xRegisterInt& to, const xRegisterInt& from)
|
|
{
|
|
pxAssert(to.GetOperandSize() == from.GetOperandSize());
|
|
|
|
u8 opcode = (to.Is8BitOp() ? 0 : 1) | (InstType << 3);
|
|
xOpWrite(to.GetPrefix16(), opcode, from, to);
|
|
}
|
|
|
|
static void _g1_EmitOp(G1Type InstType, const xIndirectVoid& sibdest, const xRegisterInt& from)
|
|
{
|
|
u8 opcode = (from.Is8BitOp() ? 0 : 1) | (InstType << 3);
|
|
xOpWrite(from.GetPrefix16(), opcode, from, sibdest);
|
|
}
|
|
|
|
static void _g1_EmitOp(G1Type InstType, const xRegisterInt& to, const xIndirectVoid& sibsrc)
|
|
{
|
|
u8 opcode = (to.Is8BitOp() ? 2 : 3) | (InstType << 3);
|
|
xOpWrite(to.GetPrefix16(), opcode, to, sibsrc);
|
|
}
|
|
|
|
static void _g1_EmitOp(G1Type InstType, const xRegisterInt& to, int imm)
|
|
{
|
|
if (!to.Is8BitOp() && is_s8(imm))
|
|
{
|
|
xOpWrite(to.GetPrefix16(), 0x83, InstType, to);
|
|
xWrite<s8>(imm);
|
|
}
|
|
else
|
|
{
|
|
if (to.IsAccumulator())
|
|
{
|
|
u8 opcode = (to.Is8BitOp() ? 4 : 5) | (InstType << 3);
|
|
xOpAccWrite(to.GetPrefix16(), opcode, InstType, to);
|
|
}
|
|
else
|
|
{
|
|
u8 opcode = to.Is8BitOp() ? 0x80 : 0x81;
|
|
xOpWrite(to.GetPrefix16(), opcode, InstType, to);
|
|
}
|
|
to.xWriteImm(imm);
|
|
}
|
|
}
|
|
|
|
#define ImplementGroup1(g1type, insttype) \
|
|
void g1type::operator()(const xRegisterInt& to, const xRegisterInt& from) const { _g1_EmitOp(insttype, to, from); } \
|
|
void g1type::operator()(const xIndirectVoid& to, const xRegisterInt& from) const { _g1_EmitOp(insttype, to, from); } \
|
|
void g1type::operator()(const xRegisterInt& to, const xIndirectVoid& from) const { _g1_EmitOp(insttype, to, from); } \
|
|
void g1type::operator()(const xRegisterInt& to, int imm) const { _g1_EmitOp(insttype, to, imm); } \
|
|
void g1type::operator()(const xIndirect64orLess& sibdest, int imm) const { _g1_IndirectImm(insttype, sibdest, imm); }
|
|
|
|
ImplementGroup1(xImpl_Group1, InstType)
|
|
ImplementGroup1(xImpl_G1Logic, InstType)
|
|
ImplementGroup1(xImpl_G1Arith, InstType)
|
|
ImplementGroup1(xImpl_G1Compare, G1Type_CMP)
|
|
|
|
const xImpl_G1Logic xAND = {G1Type_AND, {0x00, 0x54}, {0x66, 0x54}};
|
|
const xImpl_G1Logic xOR = {G1Type_OR, {0x00, 0x56}, {0x66, 0x56}};
|
|
const xImpl_G1Logic xXOR = {G1Type_XOR, {0x00, 0x57}, {0x66, 0x57}};
|
|
|
|
const xImpl_G1Arith xADD = {G1Type_ADD, {0x00, 0x58}, {0x66, 0x58}, {0xf3, 0x58}, {0xf2, 0x58}};
|
|
const xImpl_G1Arith xSUB = {G1Type_SUB, {0x00, 0x5c}, {0x66, 0x5c}, {0xf3, 0x5c}, {0xf2, 0x5c}};
|
|
const xImpl_G1Compare xCMP = {{0x00, 0xc2}, {0x66, 0xc2}, {0xf3, 0xc2}, {0xf2, 0xc2}};
|
|
|
|
const xImpl_Group1 xADC = {G1Type_ADC};
|
|
const xImpl_Group1 xSBB = {G1Type_SBB};
|
|
|
|
// =====================================================================================================
|
|
// Group 2 Instructions - SHR, SHL, etc.
|
|
// =====================================================================================================
|
|
|
|
void xImpl_Group2::operator()(const xRegisterInt& to, const xRegisterCL& /* from */) const
|
|
{
|
|
xOpWrite(to.GetPrefix16(), to.Is8BitOp() ? 0xd2 : 0xd3, InstType, to);
|
|
}
|
|
|
|
void xImpl_Group2::operator()(const xRegisterInt& to, u8 imm) const
|
|
{
|
|
if (imm == 0)
|
|
return;
|
|
|
|
if (imm == 1)
|
|
{
|
|
// special encoding of 1's
|
|
xOpWrite(to.GetPrefix16(), to.Is8BitOp() ? 0xd0 : 0xd1, InstType, to);
|
|
}
|
|
else
|
|
{
|
|
xOpWrite(to.GetPrefix16(), to.Is8BitOp() ? 0xc0 : 0xc1, InstType, to);
|
|
xWrite8(imm);
|
|
}
|
|
}
|
|
|
|
void xImpl_Group2::operator()(const xIndirect64orLess& sibdest, const xRegisterCL& /* from */) const
|
|
{
|
|
xOpWrite(sibdest.GetPrefix16(), sibdest.Is8BitOp() ? 0xd2 : 0xd3, InstType, sibdest);
|
|
}
|
|
|
|
void xImpl_Group2::operator()(const xIndirect64orLess& sibdest, u8 imm) const
|
|
{
|
|
if (imm == 0)
|
|
return;
|
|
|
|
if (imm == 1)
|
|
{
|
|
// special encoding of 1's
|
|
xOpWrite(sibdest.GetPrefix16(), sibdest.Is8BitOp() ? 0xd0 : 0xd1, InstType, sibdest);
|
|
}
|
|
else
|
|
{
|
|
xOpWrite(sibdest.GetPrefix16(), sibdest.Is8BitOp() ? 0xc0 : 0xc1, InstType, sibdest, 1);
|
|
xWrite8(imm);
|
|
}
|
|
}
|
|
|
|
const xImpl_Group2 xROL = {G2Type_ROL};
|
|
const xImpl_Group2 xROR = {G2Type_ROR};
|
|
const xImpl_Group2 xRCL = {G2Type_RCL};
|
|
const xImpl_Group2 xRCR = {G2Type_RCR};
|
|
const xImpl_Group2 xSHL = {G2Type_SHL};
|
|
const xImpl_Group2 xSHR = {G2Type_SHR};
|
|
const xImpl_Group2 xSAR = {G2Type_SAR};
|
|
|
|
|
|
// =====================================================================================================
|
|
// Group 3 Instructions - NOT, NEG, MUL, DIV
|
|
// =====================================================================================================
|
|
|
|
static void _g3_EmitOp(G3Type InstType, const xRegisterInt& from)
|
|
{
|
|
xOpWrite(from.GetPrefix16(), from.Is8BitOp() ? 0xf6 : 0xf7, InstType, from);
|
|
}
|
|
|
|
static void _g3_EmitOp(G3Type InstType, const xIndirect64orLess& from)
|
|
{
|
|
xOpWrite(from.GetPrefix16(), from.Is8BitOp() ? 0xf6 : 0xf7, InstType, from);
|
|
}
|
|
|
|
void xImpl_Group3::operator()(const xRegisterInt& from) const { _g3_EmitOp(InstType, from); }
|
|
void xImpl_Group3::operator()(const xIndirect64orLess& from) const { _g3_EmitOp(InstType, from); }
|
|
|
|
void xImpl_iDiv::operator()(const xRegisterInt& from) const { _g3_EmitOp(G3Type_iDIV, from); }
|
|
void xImpl_iDiv::operator()(const xIndirect64orLess& from) const { _g3_EmitOp(G3Type_iDIV, from); }
|
|
|
|
template <typename SrcType>
|
|
static void _imul_ImmStyle(const xRegisterInt& param1, const SrcType& param2, int imm)
|
|
{
|
|
pxAssert(param1.GetOperandSize() == param2.GetOperandSize());
|
|
|
|
xOpWrite0F(param1.GetPrefix16(), is_s8(imm) ? 0x6b : 0x69, param1, param2, is_s8(imm) ? 1 : param1.GetImmSize());
|
|
|
|
if (is_s8(imm))
|
|
xWrite8((u8)imm);
|
|
else
|
|
param1.xWriteImm(imm);
|
|
}
|
|
|
|
void xImpl_iMul::operator()(const xRegisterInt& from) const { _g3_EmitOp(G3Type_iMUL, from); }
|
|
void xImpl_iMul::operator()(const xIndirect64orLess& from) const { _g3_EmitOp(G3Type_iMUL, from); }
|
|
|
|
void xImpl_iMul::operator()(const xRegister32& to, const xRegister32& from) const { xOpWrite0F(0xaf, to, from); }
|
|
void xImpl_iMul::operator()(const xRegister32& to, const xIndirectVoid& src) const { xOpWrite0F(0xaf, to, src); }
|
|
void xImpl_iMul::operator()(const xRegister16& to, const xRegister16& from) const { xOpWrite0F(0x66, 0xaf, to, from); }
|
|
void xImpl_iMul::operator()(const xRegister16& to, const xIndirectVoid& src) const { xOpWrite0F(0x66, 0xaf, to, src); }
|
|
|
|
void xImpl_iMul::operator()(const xRegister32& to, const xRegister32& from, s32 imm) const { _imul_ImmStyle(to, from, imm); }
|
|
void xImpl_iMul::operator()(const xRegister32& to, const xIndirectVoid& from, s32 imm) const { _imul_ImmStyle(to, from, imm); }
|
|
void xImpl_iMul::operator()(const xRegister16& to, const xRegister16& from, s16 imm) const { _imul_ImmStyle(to, from, imm); }
|
|
void xImpl_iMul::operator()(const xRegister16& to, const xIndirectVoid& from, s16 imm) const { _imul_ImmStyle(to, from, imm); }
|
|
|
|
const xImpl_Group3 xNOT = {G3Type_NOT};
|
|
const xImpl_Group3 xNEG = {G3Type_NEG};
|
|
const xImpl_Group3 xUMUL = {G3Type_MUL};
|
|
const xImpl_Group3 xUDIV = {G3Type_DIV};
|
|
|
|
const xImpl_iDiv xDIV = {{0x00, 0x5e}, {0x66, 0x5e}, {0xf3, 0x5e}, {0xf2, 0x5e}};
|
|
const xImpl_iMul xMUL = {{0x00, 0x59}, {0x66, 0x59}, {0xf3, 0x59}, {0xf2, 0x59}};
|
|
|
|
// =====================================================================================================
|
|
// Group 8 Instructions
|
|
// =====================================================================================================
|
|
|
|
void xImpl_Group8::operator()(const xRegister16or32or64& bitbase, const xRegister16or32or64& bitoffset) const
|
|
{
|
|
pxAssert(bitbase->GetOperandSize() == bitoffset->GetOperandSize());
|
|
xOpWrite0F(bitbase->GetPrefix16(), 0xa3 | (InstType << 3), bitbase, bitoffset);
|
|
}
|
|
void xImpl_Group8::operator()(const xIndirect64& bitbase, u8 bitoffset) const { xOpWrite0F(0xba, InstType, bitbase, bitoffset); }
|
|
void xImpl_Group8::operator()(const xIndirect32& bitbase, u8 bitoffset) const { xOpWrite0F(0xba, InstType, bitbase, bitoffset); }
|
|
void xImpl_Group8::operator()(const xIndirect16& bitbase, u8 bitoffset) const { xOpWrite0F(0x66, 0xba, InstType, bitbase, bitoffset); }
|
|
|
|
void xImpl_Group8::operator()(const xRegister16or32or64& bitbase, u8 bitoffset) const
|
|
{
|
|
xOpWrite0F(bitbase->GetPrefix16(), 0xba, InstType, bitbase, bitoffset);
|
|
}
|
|
|
|
void xImpl_Group8::operator()(const xIndirectVoid& bitbase, const xRegister16or32or64& bitoffset) const
|
|
{
|
|
xOpWrite0F(bitoffset->GetPrefix16(), 0xa3 | (InstType << 3), bitoffset, bitbase);
|
|
}
|
|
|
|
const xImpl_Group8 xBT = {G8Type_BT};
|
|
const xImpl_Group8 xBTR = {G8Type_BTR};
|
|
const xImpl_Group8 xBTS = {G8Type_BTS};
|
|
const xImpl_Group8 xBTC = {G8Type_BTC};
|
|
|
|
|
|
|
|
} // End namespace x86Emitter
|