Added "fixme" to some strange parts of code to find them faster.

git-svn-id: http://pcsx2-playground.googlecode.com/svn/trunk@210 a6443dda-0b58-4228-96e9-037be469359c
This commit is contained in:
ramapcsx2 2008-10-17 14:02:18 +00:00 committed by Gregory Hainaut
parent 14ca8e857e
commit bcd8e80183
6 changed files with 10 additions and 8 deletions

View File

@ -470,7 +470,7 @@ void rcntUpdate()
counters[5].count -= counters[5].Cycle; counters[5].count -= counters[5].Cycle;
} }
counters[5].count++; counters[5].count++;
//counters[5].sCycleT += VBLANKCNT(1); //this line brings back magna carta loading animation, but breaks vsyncs >< (rama) //counters[5].sCycleT += VBLANKCNT(1);
counters[5].CycleT = VBLANKCNT(counters[5].count) - (VBLANKCNT(1)/2); counters[5].CycleT = VBLANKCNT(counters[5].count) - (VBLANKCNT(1)/2);
//SysPrintf("%x frames done in %x cycles cpuRegs.cycle = %x cycletdiff %x\n", counters[5].Cycle, counters[5].sCycleT, cpuRegs.cycle, (counters[5].CycleT - VBLANKCNT(1)) - (cpuRegs.cycle - counters[5].sCycleT)); //SysPrintf("%x frames done in %x cycles cpuRegs.cycle = %x cycletdiff %x\n", counters[5].Cycle, counters[5].sCycleT, cpuRegs.cycle, (counters[5].CycleT - VBLANKCNT(1)) - (cpuRegs.cycle - counters[5].sCycleT));
VSyncStart(); VSyncStart();

View File

@ -1125,7 +1125,7 @@ long InterlockedExchange(long volatile* Target, long Value)
__asm__ __volatile__(".intel_syntax\n" __asm__ __volatile__(".intel_syntax\n"
"lock xchg [%0], %%eax\n" "lock xchg [%0], %%eax\n"
".att_syntax\n" : : "r"(Target), "a"(Value) : "memory" ); ".att_syntax\n" : : "r"(Target), "a"(Value) : "memory" );
//This is supposed to return a long // fixme - This is supposed to return a long
} }
long InterlockedExchangeAdd(long volatile* Addend, long Value) long InterlockedExchangeAdd(long volatile* Addend, long Value)
@ -1133,7 +1133,7 @@ long InterlockedExchangeAdd(long volatile* Addend, long Value)
__asm__ __volatile__(".intel_syntax\n" __asm__ __volatile__(".intel_syntax\n"
"lock xadd [%0], %%eax\n" "lock xadd [%0], %%eax\n"
".att_syntax\n" : : "r"(Addend), "a"(Value) : "memory" ); ".att_syntax\n" : : "r"(Addend), "a"(Value) : "memory" );
//As is this // fixme - As is this
} }
u32 timeGetTime() u32 timeGetTime()

View File

@ -114,7 +114,7 @@ void LoadCW( void ) {
void recCOP1_S( void ) { void recCOP1_S( void ) {
#ifndef __x86_64__ #ifndef __x86_64__
if( !cpucaps.hasStreamingSIMD2Extensions ) { // Not sure if this is needed anymore... (cottonvibes) if( !cpucaps.hasStreamingSIMD2Extensions ) { // fixme - Not sure if this is needed anymore... (cottonvibes)
_freeMMXreg(6); _freeMMXreg(6);
_freeMMXreg(7); _freeMMXreg(7);
} }

View File

@ -1238,7 +1238,7 @@ void psxRecRecompile(u32 startpc)
u32* ptr; u32* ptr;
#ifdef __x86_64__ #ifdef __x86_64__
FreezeXMMRegs(1); //check why this is needed on x64 builds (rama) FreezeXMMRegs(1); // fixme - check why this is needed on x64 builds
#endif #endif
#ifdef _DEBUG #ifdef _DEBUG
@ -1523,7 +1523,7 @@ StartRecomp:
assert( s_pCurBlock->pFnptr != 0 ); assert( s_pCurBlock->pFnptr != 0 );
#ifdef __x86_64__ #ifdef __x86_64__
FreezeXMMRegs(0); //check why this is needed on x64 builds (rama) FreezeXMMRegs(0); // fixme - check why this is needed on x64 builds (rama)
#endif #endif
} }

View File

@ -1443,6 +1443,7 @@ void rpsxBLTZ()
_psxFlushAllUnused(); _psxFlushAllUnused();
if( PSX_IS_CONST1(_Rs_) ) { if( PSX_IS_CONST1(_Rs_) ) {
// fixme
// A variable of type u32 is always >= 0 // A variable of type u32 is always >= 0
//if( (int)g_psxConstRegs[_Rs_] >= 0 ) //if( (int)g_psxConstRegs[_Rs_] >= 0 )
branchTo = psxpc+4; branchTo = psxpc+4;
@ -1491,6 +1492,7 @@ void rpsxBGEZ()
_psxFlushAllUnused(); _psxFlushAllUnused();
if( PSX_IS_CONST1(_Rs_) ) { if( PSX_IS_CONST1(_Rs_) ) {
// fixme
// A variable of type u32 is never less then 0! // A variable of type u32 is never less then 0!
/*if( g_psxConstRegs[_Rs_] < 0 ) /*if( g_psxConstRegs[_Rs_] < 0 )
branchTo = psxpc+4;*/ branchTo = psxpc+4;*/

View File

@ -511,7 +511,7 @@ u32 SuperVUGetVIAddr(int reg, int read)
if (!CHECK_VUBRANCHHACK) { if (!CHECK_VUBRANCHHACK) {
return (uptr)&s_VIBranchDelay; // test for branch delays return (uptr)&s_VIBranchDelay; // test for branch delays
} }
else SysPrintf("VIBRANCHDELAY hack! Please report if this breaks anything (rama)\n"); //else SysPrintf("VIBRANCHDELAY hack! Please report if this breaks anything (rama)\n");
} }
#endif #endif