2024-07-30 11:42:36 +00:00
|
|
|
// SPDX-FileCopyrightText: 2002-2024 PCSX2 Dev Team
|
|
|
|
// SPDX-License-Identifier: GPL-3.0+
|
2009-07-03 00:49:40 +00:00
|
|
|
|
2021-09-01 20:31:46 +00:00
|
|
|
#include "common/emitter/legacy_internal.h"
|
2009-07-03 00:49:40 +00:00
|
|
|
|
|
|
|
//------------------------------------------------------------------
|
|
|
|
// FPU instructions
|
|
|
|
//------------------------------------------------------------------
|
|
|
|
/* fld m32 to fpu reg stack */
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FLD32(u32 from)
|
2009-07-03 00:49:40 +00:00
|
|
|
{
|
2021-09-06 18:28:26 +00:00
|
|
|
xWrite8(0xD9);
|
|
|
|
ModRM(0, 0x0, DISP32);
|
|
|
|
xWrite32(MEMADDR(from, 4));
|
2009-07-03 00:49:40 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// fld st(i)
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FLD(int st) { xWrite16(0xc0d9 + (st << 8)); }
|
|
|
|
emitterT void FLD1() { xWrite16(0xe8d9); }
|
|
|
|
emitterT void FLDL2E() { xWrite16(0xead9); }
|
2009-07-03 00:49:40 +00:00
|
|
|
|
|
|
|
/* fstp m32 from fpu reg stack */
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FSTP32(u32 to)
|
2009-07-03 00:49:40 +00:00
|
|
|
{
|
2021-09-06 18:28:26 +00:00
|
|
|
xWrite8(0xD9);
|
|
|
|
ModRM(0, 0x3, DISP32);
|
|
|
|
xWrite32(MEMADDR(to, 4));
|
2009-07-03 00:49:40 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// fstp st(i)
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FSTP(int st) { xWrite16(0xd8dd + (st << 8)); }
|
2009-07-03 00:49:40 +00:00
|
|
|
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FRNDINT() { xWrite16(0xfcd9); }
|
|
|
|
emitterT void FXCH(int st) { xWrite16(0xc8d9 + (st << 8)); }
|
|
|
|
emitterT void F2XM1() { xWrite16(0xf0d9); }
|
|
|
|
emitterT void FSCALE() { xWrite16(0xfdd9); }
|
|
|
|
emitterT void FPATAN(void) { xWrite16(0xf3d9); }
|
|
|
|
emitterT void FSIN(void) { xWrite16(0xfed9); }
|
2009-07-03 00:49:40 +00:00
|
|
|
|
|
|
|
/* fadd ST(0) to fpu reg stack ST(src) */
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FADD320toR(x86IntRegType src)
|
2009-07-03 00:49:40 +00:00
|
|
|
{
|
2021-09-06 18:28:26 +00:00
|
|
|
xWrite8(0xDC);
|
|
|
|
xWrite8(0xC0 + src);
|
2009-07-03 00:49:40 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* fsub ST(src) to fpu reg stack ST(0) */
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FSUB32Rto0(x86IntRegType src)
|
2009-07-03 00:49:40 +00:00
|
|
|
{
|
2021-09-06 18:28:26 +00:00
|
|
|
xWrite8(0xD8);
|
|
|
|
xWrite8(0xE0 + src);
|
2009-07-03 00:49:40 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/* fmul m32 to fpu reg stack */
|
2016-11-12 15:28:37 +00:00
|
|
|
emitterT void FMUL32(u32 from)
|
2009-07-03 00:49:40 +00:00
|
|
|
{
|
2021-09-06 18:28:26 +00:00
|
|
|
xWrite8(0xD8);
|
|
|
|
ModRM(0, 0x1, DISP32);
|
|
|
|
xWrite32(MEMADDR(from, 4));
|
2009-07-03 00:49:40 +00:00
|
|
|
}
|