ShuriZma
/
mgba
mirror of https://github.com/mgba-emu/mgba.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Some instructions can write to pc directly

This commit is contained in:
Jeffrey Pfau 2013-11-02 17:07:58 -07:00
parent 01d4672f56
commit fc132b4d93
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/arm/decoder-thumb.c
View File

@ -139,6 +139,7 @@ DEFINE_DATA_FORM_5_DECODER_THUMB(MVN, MVN, ARM_OPERAND_AFFECTED_1)
info->op1.reg = (opcode & 0x0007) | H1; \ info->op1.reg = (opcode & 0x0007) | H1; \
info->op2.reg = ((opcode >> 3) & 0x0007) | H2; \ info->op2.reg = ((opcode >> 3) & 0x0007) | H2; \
info->accessesSpecialRegisters = info->op1.reg > 12 || info->op2.reg > 12; \ info->accessesSpecialRegisters = info->op1.reg > 12 || info->op2.reg > 12; \
info->branches = info->op1.reg == ARM_PC; \
info->affectsCPSR = CPSR; \ info->affectsCPSR = CPSR; \
info->operandFormat = ARM_OPERAND_REGISTER_1 | \ info->operandFormat = ARM_OPERAND_REGISTER_1 | \
AFFECTED | \ AFFECTED | \
@ -224,6 +225,7 @@ DEFINE_LOAD_STORE_WITH_REGISTER_THUMB(STRH2, STRH, STORE_CYCLES)
info->memory.baseReg = RN; \ info->memory.baseReg = RN; \
info->accessesSpecialRegisters = SPECIAL_REG; \ info->accessesSpecialRegisters = SPECIAL_REG; \
info->op1.immediate = (opcode & 0xFF) | ADDITIONAL_REG; \ info->op1.immediate = (opcode & 0xFF) | ADDITIONAL_REG; \
info->branches = info->op1.immediate & (1 << ARM_PC); \
info->operandFormat = ARM_OPERAND_MEMORY_1; \ info->operandFormat = ARM_OPERAND_MEMORY_1; \
info->memory.format = ARM_MEMORY_REGISTER_BASE | \ info->memory.format = ARM_MEMORY_REGISTER_BASE | \
ARM_MEMORY_POST_INCREMENT;) ARM_MEMORY_POST_INCREMENT;)