mgba/src/gb/io.c

231 lines
5.0 KiB
C
Raw Normal View History

/* Copyright (c) 2013-2016 Jeffrey Pfau
*
* This Source Code Form is subject to the terms of the Mozilla Public
* License, v. 2.0. If a copy of the MPL was not distributed with this
* file, You can obtain one at http://mozilla.org/MPL/2.0/. */
#include "io.h"
#include "gb/gb.h"
2016-02-03 04:56:08 +00:00
mLOG_DEFINE_CATEGORY(GB_IO, "GB I/O");
2016-01-26 06:17:01 +00:00
void GBIOInit(struct GB* gb) {
memset(gb->memory.io, 0, sizeof(gb->memory.io));
}
2016-01-17 08:52:01 +00:00
void GBIOReset(struct GB* gb) {
memset(gb->memory.io, 0, sizeof(gb->memory.io));
GBIOWrite(gb, 0x05, 0);
GBIOWrite(gb, 0x06, 0);
GBIOWrite(gb, 0x07, 0);
GBIOWrite(gb, 0x10, 0x80);
GBIOWrite(gb, 0x11, 0xBF);
GBIOWrite(gb, 0x12, 0xF3);
GBIOWrite(gb, 0x12, 0xF3);
GBIOWrite(gb, 0x14, 0xBF);
GBIOWrite(gb, 0x16, 0x3F);
GBIOWrite(gb, 0x17, 0x00);
GBIOWrite(gb, 0x19, 0xBF);
GBIOWrite(gb, 0x1A, 0x7F);
GBIOWrite(gb, 0x1B, 0xFF);
GBIOWrite(gb, 0x1C, 0x9F);
GBIOWrite(gb, 0x1E, 0xBF);
GBIOWrite(gb, 0x20, 0xFF);
GBIOWrite(gb, 0x21, 0x00);
GBIOWrite(gb, 0x22, 0x00);
GBIOWrite(gb, 0x23, 0xBF);
GBIOWrite(gb, 0x24, 0x77);
GBIOWrite(gb, 0x25, 0xF3);
GBIOWrite(gb, 0x26, 0xF1);
GBIOWrite(gb, 0x40, 0x91);
GBIOWrite(gb, 0x42, 0x00);
GBIOWrite(gb, 0x43, 0x00);
GBIOWrite(gb, 0x45, 0x00);
GBIOWrite(gb, 0x47, 0xFC);
GBIOWrite(gb, 0x48, 0xFF);
GBIOWrite(gb, 0x49, 0xFF);
GBIOWrite(gb, 0x4A, 0x00);
GBIOWrite(gb, 0x4B, 0x00);
GBIOWrite(gb, 0xFF, 0x00);
}
void GBIOWrite(struct GB* gb, unsigned address, uint8_t value) {
switch (address) {
2016-01-21 04:09:07 +00:00
case REG_DIV:
GBTimerDivReset(&gb->timer);
return;
2016-02-02 05:42:59 +00:00
case REG_NR10:
GBAudioWriteNR10(&gb->audio, value);
break;
case REG_NR11:
GBAudioWriteNR11(&gb->audio, value);
break;
case REG_NR12:
GBAudioWriteNR12(&gb->audio, value);
break;
case REG_NR13:
GBAudioWriteNR13(&gb->audio, value);
break;
case REG_NR14:
GBAudioWriteNR14(&gb->audio, value);
break;
case REG_NR21:
GBAudioWriteNR21(&gb->audio, value);
break;
case REG_NR22:
GBAudioWriteNR22(&gb->audio, value);
break;
case REG_NR23:
GBAudioWriteNR23(&gb->audio, value);
break;
case REG_NR24:
GBAudioWriteNR24(&gb->audio, value);
break;
case REG_NR30:
GBAudioWriteNR30(&gb->audio, value);
break;
case REG_NR31:
GBAudioWriteNR31(&gb->audio, value);
break;
case REG_NR32:
GBAudioWriteNR32(&gb->audio, value);
break;
case REG_NR33:
GBAudioWriteNR33(&gb->audio, value);
break;
case REG_NR34:
GBAudioWriteNR34(&gb->audio, value);
break;
case REG_NR41:
GBAudioWriteNR41(&gb->audio, value);
break;
case REG_NR42:
GBAudioWriteNR42(&gb->audio, value);
break;
case REG_NR43:
GBAudioWriteNR43(&gb->audio, value);
break;
case REG_NR44:
GBAudioWriteNR44(&gb->audio, value);
break;
case REG_NR50:
GBAudioWriteNR50(&gb->audio, value);
break;
case REG_NR51:
GBAudioWriteNR51(&gb->audio, value);
break;
case REG_NR52:
GBAudioWriteNR52(&gb->audio, value);
break;
case REG_WAVE_0:
case REG_WAVE_1:
case REG_WAVE_2:
case REG_WAVE_3:
case REG_WAVE_4:
case REG_WAVE_5:
case REG_WAVE_6:
case REG_WAVE_7:
case REG_WAVE_8:
case REG_WAVE_9:
case REG_WAVE_A:
case REG_WAVE_B:
case REG_WAVE_C:
case REG_WAVE_D:
case REG_WAVE_E:
case REG_WAVE_F:
((uint8_t*) gb->audio.ch3.wavedata)[address - REG_WAVE_0] = value; // TODO: Big endian
break;
2016-01-26 10:25:45 +00:00
case REG_JOYP:
2016-01-27 04:57:34 +00:00
case REG_TIMA:
2016-01-21 04:09:07 +00:00
case REG_TMA:
2016-01-26 10:25:45 +00:00
case REG_LYC:
2016-01-21 04:09:07 +00:00
// Handled transparently by the registers
break;
case REG_TAC:
value = GBTimerUpdateTAC(&gb->timer, value);
break;
case REG_IF:
2016-01-21 05:58:36 +00:00
gb->memory.io[REG_IF] = value | 0xE0;
GBUpdateIRQs(gb);
return;
case REG_LCDC:
// TODO: handle GBC differences
value = gb->video.renderer->writeVideoRegister(gb->video.renderer, address, value);
GBVideoWriteLCDC(&gb->video, value);
break;
2016-01-22 03:28:56 +00:00
case REG_DMA:
GBMemoryDMA(gb, value << 8);
break;
case REG_SCY:
case REG_SCX:
case REG_WY:
case REG_WX:
case REG_BGP:
case REG_OBP0:
case REG_OBP1:
value = gb->video.renderer->writeVideoRegister(gb->video.renderer, address, value);
break;
2016-01-17 08:25:52 +00:00
case REG_STAT:
GBVideoWriteSTAT(&gb->video, value);
break;
case REG_IE:
gb->memory.ie = value;
GBUpdateIRQs(gb);
2016-01-15 09:29:32 +00:00
return;
default:
2016-02-04 04:00:50 +00:00
mLOG(GB_IO, STUB, "Writing to unknown register FF%02X:%02X", address, value);
if (address >= GB_SIZE_IO) {
return;
}
break;
}
gb->memory.io[address] = value;
}
2016-01-20 07:12:25 +00:00
static uint8_t _readKeys(struct GB* gb) {
uint8_t keys = *gb->keySource;
switch (gb->memory.io[REG_JOYP] & 0x30) {
2016-01-21 09:11:29 +00:00
case 0x20:
2016-01-20 07:12:25 +00:00
keys >>= 4;
break;
2016-01-21 09:11:29 +00:00
case 0x10:
2016-01-20 07:12:25 +00:00
break;
default:
// ???
2016-01-21 06:00:45 +00:00
keys = 0;
2016-01-20 07:12:25 +00:00
break;
}
2016-01-21 05:58:36 +00:00
return 0xC0 | (gb->memory.io[REG_JOYP] | 0xF) ^ (keys & 0xF);
2016-01-20 07:12:25 +00:00
}
uint8_t GBIORead(struct GB* gb, unsigned address) {
switch (address) {
2016-01-20 07:12:25 +00:00
case REG_JOYP:
return _readKeys(gb);
case REG_IF:
break;
case REG_IE:
return gb->memory.ie;
2016-01-21 04:09:07 +00:00
case REG_DIV:
case REG_TIMA:
case REG_TMA:
case REG_TAC:
2016-01-27 05:12:45 +00:00
case REG_STAT:
2016-01-26 10:25:45 +00:00
case REG_LCDC:
2016-01-28 09:26:43 +00:00
case REG_SCY:
case REG_SCX:
case REG_LY:
2016-01-26 10:25:45 +00:00
case REG_LYC:
// Handled transparently by the registers
2016-01-21 04:09:07 +00:00
break;
default:
2016-02-04 04:00:50 +00:00
mLOG(GB_IO, STUB, "Reading from unknown register FF%02X", address);
if (address >= GB_SIZE_IO) {
return 0;
}
break;
}
return gb->memory.io[address];
}