ShuriZma
/
melonDS
mirror of https://github.com/melonDS-emu/melonDS.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

finish arm7 contention

This commit is contained in:
Jaklyy 2024-12-06 17:45:54 -05:00
parent 08435d2272
commit a049c43e27
3 changed files with 96 additions and 100 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

162
src/ARM.cpp
View File

@ -1499,23 +1499,21 @@ void ARMv4::DRead8_2()
{
u8 reg = __builtin_ctz(LDRRegs);
u32 addr = FetchAddr[reg];
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MR8;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 3;
u32 dummy; u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
*val = BusRead8(addr);
}
*val = BusRead8(addr);
}
bool ARMv4::DataRead16(u32 addr, u8 reg)
@ -1531,25 +1529,21 @@ void ARMv4::DRead16_2()
{
u8 reg = __builtin_ctz(LDRRegs);
u32 addr = FetchAddr[reg];
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
addr &= ~1;
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MR16;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 3;
}
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
*val = BusRead16(addr);
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
*val = BusRead16(addr);
}
}
bool ARMv4::DataRead32(u32 addr, u8 reg)
@ -1565,25 +1559,21 @@ void ARMv4::DRead32_2()
{
u8 reg = __builtin_ctz(LDRRegs);
u32 addr = FetchAddr[reg];
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
addr &= ~3;
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MR32;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][2];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 3;
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][2];
*val = BusRead32(addr);
}
*val = BusRead32(addr);
LDRRegs &= ~1<<reg;
}
@ -1600,25 +1590,21 @@ void ARMv4::DRead32S_2()
{
u8 reg = __builtin_ctz(LDRRegs);
u32 addr = FetchAddr[reg];
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
addr &= ~3;
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MR32 | MRSequential;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][3];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 3;
}
u32 dummy;
u32* val = (LDRFailedRegs & (1<<reg)) ? &dummy : &R[reg];
*val = BusRead32(addr);
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][3];
*val = BusRead32(addr);
}
LDRRegs &= ~1<<reg;
}
@ -1635,22 +1621,20 @@ void ARMv4::DWrite8_2()
{
u8 reg = __builtin_ctz(STRRegs);
u32 addr = FetchAddr[reg];
u8 val = STRVal[reg];
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MRWrite | MR8;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 5;
u8 val = STRVal[reg];
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
BusWrite8(addr, val);
}
BusWrite8(addr, val);
}
bool ARMv4::DataWrite16(u32 addr, u16 val, u8 reg)
@ -1666,24 +1650,20 @@ void ARMv4::DWrite16_2()
{
u8 reg = __builtin_ctz(STRRegs);
u32 addr = FetchAddr[reg];
u16 val = STRVal[reg];
addr &= ~1;
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MRWrite | MR16;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 5;
}
u16 val = STRVal[reg];
BusWrite16(addr, val);
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][0];
BusWrite16(addr, val);
}
}
bool ARMv4::DataWrite32(u32 addr, u32 val, u8 reg)
@ -1699,24 +1679,20 @@ void ARMv4::DWrite32_2()
{
u8 reg = __builtin_ctz(STRRegs);
u32 addr = FetchAddr[reg];
u32 val = STRVal[reg];
addr &= ~3;
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MRWrite | MR32;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][2];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 5;
}
u32 val = STRVal[reg];
BusWrite32(addr, val);
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][2];
BusWrite32(addr, val);
}
STRRegs &= ~1<<reg;
}
@ -1733,24 +1709,20 @@ void ARMv4::DWrite32S_2()
{
u8 reg = __builtin_ctz(STRRegs);
u32 addr = FetchAddr[reg];
u32 val = STRVal[reg];
addr &= ~3;
if ((addr >> 24) == 0x02)
{
if (NDS.ARM7Timestamp < MainRAMTimestamp) NDS.ARM7Timestamp = MainRAMTimestamp;
MRTrack.Type = MainRAMType::Fetch;
MRTrack.Var = MRWrite | MR32 | MRSequential;
MRTrack.Progress = reg;
}
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][3];
if ((addr >> 24) == 0x02)
else
{
MainRAMTimestamp = NDS.ARM7Timestamp;
NDS.ARM7Timestamp -= 5;
}
u32 val = STRVal[reg];
BusWrite32(addr, val);
NDS.ARM7Timestamp += NDS.ARM7MemTimings[addr >> 15][3];
BusWrite32(addr, val);
}
STRRegs &= ~1<<reg;
}

1
src/ARM.h
View File

@ -64,6 +64,7 @@ enum class MainRAMType : u8
// each one represents a bit in the field
enum FetchFlags
{
MR8 = 0x00, // tbh it only exists because it felt wrong to write nothing to the field for 8 bit reads
MR16 = 0x01,
MR32 = 0x02,
MRWrite = 0x20,

33
src/NDS.cpp
View File

@ -969,7 +969,6 @@ void NDS::MainRAMHandleARM7()
case MainRAMType::Fetch:
{
u32 addr = ARM7.FetchAddr[16];
u8 var = ARM7.MRTrack.Var;
if ((var & MRSequential) && A7WENTLAST)
@ -981,12 +980,36 @@ void NDS::MainRAMHandleARM7()
{
if (ARM7Timestamp < MainRAMTimestamp) { ARM7Timestamp = MainRAMTimestamp; return; }
MainRAMTimestamp = ARM7Timestamp + (var & MR16) ? 8 : 9;
ARM7Timestamp += (var & MR16) ? 5 : 6;
MainRAMTimestamp = ARM7Timestamp + (var & MR16) ? 8 : 9; // checkme: are these correct for 8bit?
if (var & MRWrite) ARM7Timestamp += (var & MR16) ? 3 : 4;
else ARM7Timestamp += (var & MR16) ? 5 : 6;
}
if (var & MRCodeFetch) ARM7.RetVal = (var & MR32) ? ARM7Read32(addr) : ARM7Read16(addr);
if (var & MRCodeFetch)
{
u32 addr = ARM7.FetchAddr[16];
ARM7.RetVal = (var & MR32) ? ARM7Read32(addr) : ARM7Read16(addr);
}
else
{
u8 reg = ARM7.MRTrack.Progress;
u32 addr = ARM7.FetchAddr[reg];
if (var & MRWrite) // write
{
u32 val = ARM7.STRVal[reg];
if (var & MR32) ARM7Write32(addr, val);
else if (var & MR16) ARM7Write16(addr, val);
else ARM7Write8 (addr, val);
}
else // read
{
u32 dummy;
u32* val = (ARM7.LDRFailedRegs & (1<<reg)) ? &dummy : &ARM7.R[reg];
if (var & MR32) *val = ARM7Read32(addr);
else if (var & MR16) *val = ARM7Read16(addr);
else *val = ARM7Read8 (addr);
}
}
memset(&ARM7.MRTrack, 0, sizeof(ARM7.MRTrack));
break;
}