Fix ATX opcode in the CPU, no timing changes, just a small behavior change (unofficial opcode 0xAB)
This commit is contained in:
parent
726c838ead
commit
851a4f7ad7
|
@ -343,8 +343,9 @@ case 0x6B: {
|
||||||
/* ASR */
|
/* ASR */
|
||||||
case 0x4B: LD_IM(AND;LSRA);
|
case 0x4B: LD_IM(AND;LSRA);
|
||||||
|
|
||||||
/* ATX(OAL) Is this(OR with $EE) correct? */
|
/* ATX(OAL) Is this(OR with $EE) correct? Blargg did some test
|
||||||
case 0xAB: LD_IM(_A|=0xEE;AND;_X=_A);
|
and found the constant to be OR with is $FF for NES */
|
||||||
|
case 0xAB: LD_IM(_A|=0xFF;AND;_X=_A);
|
||||||
|
|
||||||
/* AXS */
|
/* AXS */
|
||||||
case 0xCB: LD_IM(AXS);
|
case 0xCB: LD_IM(AXS);
|
||||||
|
|
Loading…
Reference in New Issue