ShuriZma
/
dolphin
mirror of https://github.com/dolphin-emu/dolphin.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Interpreter_SystemRegisters: Remove commented out code

This commit is contained in:
Lioncash 2018-03-24 14:45:46 -04:00
parent 288b579c09
commit f9e0645b99
1 changed files with 1 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
Source/Core/Core/PowerPC/Interpreter/Interpreter_SystemRegisters.cpp
View File

@ -49,9 +49,6 @@ void Interpreter::mtfsb0x(UGeckoInstruction inst)
{ {
u32 b = 0x80000000 >> inst.CRBD; u32 b = 0x80000000 >> inst.CRBD;
/*if (b & 0x9ff80700)
PanicAlert("mtfsb0 clears bit %d, PC=%x", inst.CRBD, PC);*/
FPSCR.Hex &= ~b; FPSCR.Hex &= ~b;
FPSCRtoFPUSettings(FPSCR); FPSCRtoFPUSettings(FPSCR);
@ -78,10 +75,6 @@ void Interpreter::mtfsfix(UGeckoInstruction inst)
u32 mask = (0xF0000000 >> (4 * inst.CRFD)); u32 mask = (0xF0000000 >> (4 * inst.CRFD));
u32 imm = (inst.hex << 16) & 0xF0000000; u32 imm = (inst.hex << 16) & 0xF0000000;
/*u32 cleared = ~(imm >> (4 * _inst.CRFD)) & FPSCR.Hex & mask;
if (cleared & 0x9ff80700)
PanicAlert("mtfsfi clears %08x, PC=%x", cleared, PC);*/
FPSCR.Hex = (FPSCR.Hex & ~mask) | (imm >> (4 * inst.CRFD)); FPSCR.Hex = (FPSCR.Hex & ~mask) | (imm >> (4 * inst.CRFD));
FPSCRtoFPUSettings(FPSCR); FPSCRtoFPUSettings(FPSCR);
@ -100,10 +93,6 @@ void Interpreter::mtfsfx(UGeckoInstruction inst)
m |= (0xF << (i * 4)); m |= (0xF << (i * 4));
} }
/*u32 cleared = ~((u32)(riPS0(_inst.FB))) & FPSCR.Hex & m;
if (cleared & 0x9ff80700)
PanicAlert("mtfsf clears %08x, PC=%x", cleared, PC);*/
FPSCR.Hex = (FPSCR.Hex & ~m) | ((u32)(riPS0(inst.FB)) & m); FPSCR.Hex = (FPSCR.Hex & ~m) | ((u32)(riPS0(inst.FB)) & m);
FPSCRtoFPUSettings(FPSCR); FPSCRtoFPUSettings(FPSCR);
@ -336,8 +325,7 @@ void Interpreter::mtspr(UGeckoInstruction inst)
u32 dwMemAddress = DMAU.MEM_ADDR << 5; u32 dwMemAddress = DMAU.MEM_ADDR << 5;
u32 dwCacheAddress = DMAL.LC_ADDR << 5; u32 dwCacheAddress = DMAL.LC_ADDR << 5;
u32 iLength = ((DMAU.DMA_LEN_U << 2) | DMAL.DMA_LEN_L); u32 iLength = ((DMAU.DMA_LEN_U << 2) | DMAL.DMA_LEN_L);
// INFO_LOG(POWERPC, "DMA: mem = %x, cache = %x, len = %u, LD = %d, PC=%x", dwMemAddress,
// dwCacheAddress, iLength, (int)DMAL.DMA_LD, PC);
if (iLength == 0) if (iLength == 0)
iLength = 128; iLength = 128;
if (DMAL.DMA_LD) if (DMAL.DMA_LD)
@ -349,7 +337,6 @@ void Interpreter::mtspr(UGeckoInstruction inst)
break; break;
case SPR_L2CR: case SPR_L2CR:
// PanicAlert("mtspr( L2CR )!");
break; break;
case SPR_DEC: case SPR_DEC:
@ -473,9 +460,6 @@ void Interpreter::isync(UGeckoInstruction inst)
void Interpreter::mcrfs(UGeckoInstruction inst) void Interpreter::mcrfs(UGeckoInstruction inst)
{ {
// if (_inst.CRFS != 3 && _inst.CRFS != 4)
// PanicAlert("msrfs at %x, CRFS = %d, CRFD = %d", PC, (int)_inst.CRFS, (int)_inst.CRFD);
UpdateFPSCR(); UpdateFPSCR();
u32 fpflags = ((FPSCR.Hex >> (4 * (7 - inst.CRFS))) & 0xF); u32 fpflags = ((FPSCR.Hex >> (4 * (7 - inst.CRFS))) & 0xF);
switch (inst.CRFS) switch (inst.CRFS)