ShuriZma
/
dolphin
mirror of https://github.com/dolphin-emu/dolphin.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

docs/DSP: Add notes highlighting the difference between 'LS and 'SL

This commit is contained in:
Pokechu22 2022-06-01 22:22:04 -07:00
parent 0dd181f461
commit d297ab18e6
1 changed files with 32 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
docs/DSP/GameCube_DSP_Users_Manual/GameCube_DSP_Users_Manual.tex
View File

@ -4670,6 +4670,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0++ $ar0++
$ar3++ $ar3++
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'SL} in that \Register{\$(0x18+D)} is associated with \Register{\$ar0} instead of \Register{\$ar3} and \Register{\$acS.m} is associated with \Register{\$ar3} instead of \Register{\$ar0}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'LSM} \begin{DSPOpcode}{'LSM}
@ -4693,6 +4697,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0++ $ar0++
$ar3 += $ix3 $ar3 += $ix3
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'SLM} in that \Register{\$(0x18+D)} is associated with \Register{\$ar0} instead of \Register{\$ar3} and \Register{\$acS.m} is associated with \Register{\$ar3} instead of \Register{\$ar0}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'LSNM} \begin{DSPOpcode}{'LSNM}
@ -4717,6 +4725,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0 += $ix0 $ar0 += $ix0
$ar3 += $ix3 $ar3 += $ix3
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'SLNM} in that \Register{\$(0x18+D)} is associated with \Register{\$ar0} instead of \Register{\$ar3} and \Register{\$acS.m} is associated with \Register{\$ar3} instead of \Register{\$ar0}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'LSN} \begin{DSPOpcode}{'LSN}
@ -4740,6 +4752,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0 += $ix0 $ar0 += $ix0
$ar3++ $ar3++
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'SLN} in that \Register{\$(0x18+D)} is associated with \Register{\$ar0} instead of \Register{\$ar3} and \Register{\$acS.m} is associated with \Register{\$ar3} instead of \Register{\$ar0}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'MV} \begin{DSPOpcode}{'MV}
@ -4837,6 +4853,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0++ $ar0++
$ar3++ $ar3++
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'LS} in that \Register{\$(0x18+D)} is associated with \Register{\$ar3} instead of \Register{\$ar0} and \Register{\$acS.m} is associated with \Register{\$ar0} instead of \Register{\$ar3}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'SLM} \begin{DSPOpcode}{'SLM}
@ -4860,6 +4880,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0++ $ar0++
$ar3 += $ix3 $ar3 += $ix3
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'LSM} in that \Register{\$(0x18+D)} is associated with \Register{\$ar3} instead of \Register{\$ar0} and \Register{\$acS.m} is associated with \Register{\$ar0} instead of \Register{\$ar3}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'SLNM} \begin{DSPOpcode}{'SLNM}
@ -4884,6 +4908,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0 += $ix0 $ar0 += $ix0
$ar3 += $ix3 $ar3 += $ix3
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'LSNM} in that \Register{\$(0x18+D)} is associated with \Register{\$ar3} instead of \Register{\$ar0} and \Register{\$acS.m} is associated with \Register{\$ar0} instead of \Register{\$ar3}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'SLN} \begin{DSPOpcode}{'SLN}
@ -4907,6 +4935,10 @@ When the main and extension opcodes write to the same register, the register is
$ar0 += $ix0 $ar0 += $ix0
$ar3++ $ar3++
\end{DSPOpcodeOperation} \end{DSPOpcodeOperation}
\begin{DSPOpcodeNote}
\item Differs from \Opcode{'LSN} in that \Register{\$(0x18+D)} is associated with \Register{\$ar3} instead of \Register{\$ar0} and \Register{\$acS.m} is associated with \Register{\$ar0} instead of \Register{\$ar3}. In both cases, \Register{\$(0x18+D)} is loaded and \Register{\$acS.m} is stored.
\end{DSPOpcodeNote}
\end{DSPOpcode} \end{DSPOpcode}
\begin{DSPOpcode}{'SN} \begin{DSPOpcode}{'SN}