ShuriZma
/
dolphin
mirror of https://github.com/dolphin-emu/dolphin.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #2088 from Sintendo/diecmp 

Emit 'TEST reg, reg' for 'CMP reg, 0' automatically
This commit is contained in:
comex 2015-04-23 16:34:23 -04:00
parent e4b5637c3a c19482c9a3
commit b3aaa46d42
7 changed files with 28 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
Source/Core/Common/x64Emitter.cpp
View File

@ -1274,6 +1274,18 @@ void XEmitter::MOV (int bits, const OpArg &a1, const OpArg &a2)
void XEmitter::TEST(int bits, const OpArg &a1, const OpArg &a2) {CheckFlags(); WriteNormalOp(bits, nrmTEST, a1, a2);}
void XEmitter::CMP (int bits, const OpArg &a1, const OpArg &a2) {CheckFlags(); WriteNormalOp(bits, nrmCMP, a1, a2);}
void XEmitter::XCHG(int bits, const OpArg &a1, const OpArg &a2) {WriteNormalOp(bits, nrmXCHG, a1, a2);}
void XEmitter::CMP_or_TEST(int bits, const OpArg &a1, const OpArg &a2)
{
CheckFlags();
if (a1.IsSimpleReg() && a2.IsImm() && a2.offset == 0) // turn 'CMP reg, 0' into shorter 'TEST reg, reg'
{
WriteNormalOp(bits, nrmTEST, a1, a1);
}
else
{
WriteNormalOp(bits, nrmCMP, a1, a2);
}
}
void XEmitter::IMUL(int bits, X64Reg regOp, OpArg a1, OpArg a2)
{

2
Source/Core/Common/x64Emitter.h
View File

@ -484,6 +484,8 @@ public:
void MOV (int bits, const OpArg &a1, const OpArg &a2);
void TEST(int bits, const OpArg &a1, const OpArg &a2);
void CMP_or_TEST(int bits, const OpArg &a1, const OpArg &a2);
// Are these useful at all? Consider removing.
void XCHG(int bits, const OpArg &a1, const OpArg &a2);
void XCHG_AHAL();

4
Source/Core/Core/DSP/DSPEmitter.cpp
View File

@ -246,11 +246,11 @@ void DSPEmitter::Compile(u16 start_addr)
if (DSPAnalyzer::code_flags[compilePC-1] & DSPAnalyzer::CODE_LOOP_END)
{
MOVZX(32, 16, EAX, M(&(g_dsp.r.st[2])));
CMP(32, R(EAX), Imm32(0));
TEST(32, R(EAX), R(EAX));
FixupBranch rLoopAddressExit = J_CC(CC_LE, true);
MOVZX(32, 16, EAX, M(&g_dsp.r.st[3]));
CMP(32, R(EAX), Imm32(0));
TEST(32, R(EAX), R(EAX));
FixupBranch rLoopCounterExit = J_CC(CC_LE, true);
if (!opcode->branch)

14
Source/Core/Core/DSP/Jit/DSPJitArithmetic.cpp
View File

@ -1075,7 +1075,7 @@ void DSPEmitter::abs(const UDSPInstruction opc)
// s64 acc = dsp_get_long_acc(dreg);
get_long_acc(dreg);
// if (acc < 0) acc = 0 - acc;
CMP(64, R(RAX), Imm8(0));
TEST(64, R(RAX), R(RAX));
FixupBranch GreaterThanOrEqual = J_CC(CC_GE);
NEG(64, R(RAX));
set_long_acc(dreg);
@ -1367,7 +1367,7 @@ void DSPEmitter::lsrn(const UDSPInstruction opc)
// acc <<= -shift;
// }
CMP(64, R(RDX), Imm8(0));//is this actually worth the branch cost?
TEST(64, R(RDX), R(RDX));//is this actually worth the branch cost?
FixupBranch zero = J_CC(CC_E);
TEST(16, R(RAX), Imm16(0x3f));//is this actually worth the branch cost?
FixupBranch noShift = J_CC(CC_Z);
@ -1426,7 +1426,7 @@ void DSPEmitter::asrn(const UDSPInstruction opc)
// acc <<= -shift;
// }
CMP(64, R(RDX), Imm8(0));
TEST(64, R(RDX), R(RDX));
FixupBranch zero = J_CC(CC_E);
TEST(16, R(RAX), Imm16(0x3f));
FixupBranch noShift = J_CC(CC_Z);
@ -1489,7 +1489,7 @@ void DSPEmitter::lsrnrx(const UDSPInstruction opc)
// acc >>= -shift;
// }
CMP(64, R(RDX), Imm8(0));
TEST(64, R(RDX), R(RDX));
FixupBranch zero = J_CC(CC_E);
TEST(16, R(RAX), Imm16(0x3f));
FixupBranch noShift = J_CC(CC_Z);
@ -1546,7 +1546,7 @@ void DSPEmitter::asrnrx(const UDSPInstruction opc)
// acc >>= -shift;
// }
CMP(64, R(RDX), Imm8(0));
TEST(64, R(RDX), R(RDX));
FixupBranch zero = J_CC(CC_E);
TEST(16, R(RAX), Imm16(0x3f));
FixupBranch noShift = J_CC(CC_Z);
@ -1604,7 +1604,7 @@ void DSPEmitter::lsrnr(const UDSPInstruction opc)
// else if (shift < 0)
// acc >>= -shift;
CMP(64, R(RDX), Imm8(0));
TEST(64, R(RDX), R(RDX));
FixupBranch zero = J_CC(CC_E);
TEST(16, R(RAX), Imm16(0x3f));
FixupBranch noShift = J_CC(CC_Z);
@ -1659,7 +1659,7 @@ void DSPEmitter::asrnr(const UDSPInstruction opc)
// else if (shift < 0)
// acc >>= -shift;
CMP(64, R(RDX), Imm8(0));
TEST(64, R(RDX), R(RDX));
FixupBranch zero = J_CC(CC_E);
TEST(16, R(RAX), Imm16(0x3f));
FixupBranch noShift = J_CC(CC_Z);

6
Source/Core/Core/DSP/Jit/DSPJitBranch.cpp
View File

@ -282,7 +282,7 @@ void DSPEmitter::HandleLoop()
MOVZX(32, 16, EAX, M(&g_dsp.r.st[2]));
MOVZX(32, 16, ECX, M(&g_dsp.r.st[3]));
CMP(32, R(RCX), Imm32(0));
TEST(32, R(RCX), R(RCX));
FixupBranch rLoopCntG = J_CC(CC_LE, true);
CMP(16, R(RAX), Imm16(compilePC - 1));
FixupBranch rLoopAddrG = J_CC(CC_NE, true);
@ -323,7 +323,7 @@ void DSPEmitter::loop(const UDSPInstruction opc)
dsp_op_read_reg_dont_saturate(reg, RDX, ZERO);
u16 loop_pc = compilePC + 1;
CMP(16, R(EDX), Imm16(0));
TEST(16, R(EDX), R(EDX));
DSPJitRegCache c(gpr);
FixupBranch cnt = J_CC(CC_Z, true);
dsp_reg_store_stack(3);
@ -393,7 +393,7 @@ void DSPEmitter::bloop(const UDSPInstruction opc)
dsp_op_read_reg_dont_saturate(reg, RDX, ZERO);
u16 loop_pc = dsp_imem_read(compilePC + 1);
CMP(16, R(EDX), Imm16(0));
TEST(16, R(EDX), R(EDX));
DSPJitRegCache c(gpr);
FixupBranch cnt = J_CC(CC_Z, true);
dsp_reg_store_stack(3);

2
Source/Core/Core/DSP/Jit/DSPJitRegCache.cpp
View File

@ -756,7 +756,7 @@ void DSPJitRegCache::getReg(int reg, OpArg &oparg, bool load)
{
emitter.INT3();
}
// no nead to actually emit code for load or rotate if caller doesn't
// no need to actually emit code for load or rotate if caller doesn't
// use the contents, but see above for a reason to force the load
movToHostReg(real_reg, load);

2
Source/Core/Core/PowerPC/Jit64/Jit_Integer.cpp
View File

@ -1154,7 +1154,7 @@ void Jit64::divwux(UGeckoInstruction inst)
MOV(32, R(EAX), gpr.R(a));
XOR(32, R(EDX), R(EDX));
gpr.KillImmediate(b, true, false);
CMP(32, gpr.R(b), Imm32(0));
CMP_or_TEST(32, gpr.R(b), Imm32(0));
FixupBranch not_div_by_zero = J_CC(CC_NZ);
MOV(32, gpr.R(d), R(EDX));
if (inst.OE)