ShuriZma
/
dolphin
mirror of https://github.com/dolphin-emu/dolphin.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add immediate tests for WriteNormalOp 

also fix a bug in Bochs that was preventing adc from passing.
This commit is contained in:
Fiora 2014-09-13 16:39:34 -07:00
parent 18d83a310e
commit 1bd8d1ee98
2 changed files with 15 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Externals/Bochs_disasm/opcodes.inc vendored
View File

@ -36,7 +36,7 @@ Ia_adcl_Ed_sIb = { "adc", "adcl", Ed, sIbd, XX, XX, 0 },
Ia_adcl_Gd_Ed = { "adc", "adcl", Gd, Ed, XX, XX, 0 },
Ia_adcq_Eq_Gq = { "adc", "adcq", Eq, Gq, XX, XX, 0 },
Ia_adcq_Eq_sIb = { "adc", "adcq", Eq, sIbq, XX, XX, 0 },
Ia_adcq_Eq_sId = { "adc", "adcq", Eq, Iq, XX, XX, 0 },
Ia_adcq_Eq_sId = { "adc", "adcq", Eq, sIdq, XX, XX, 0 },
Ia_adcq_Gq_Eq = { "adc", "adcq", Gq, Eq, XX, XX, 0 },
Ia_adcq_RAX_sId = { "adc", "adcq", RAX_Reg, sIdq, XX, XX, 0 },
Ia_adcw_AX_Iw = { "adc", "adcw", AX_Reg, Iw, XX, XX, 0 },

16
Source/UnitTests/Common/x64EmitterTest.cpp
View File

@ -527,12 +527,14 @@ ONE_OP_ARITH_TEST(NEG)
std::vector<NamedReg> regs; \
std::string size; \
std::string rax_name; \
Gen::OpArg imm; \
std::string immname; \
} regsets[] = { \
{ 8, reg8names, "byte", "al" }, \
{ 8, reg8hnames, "byte", "al" }, \
{ 16, reg16names, "word", "ax" }, \
{ 32, reg32names, "dword", "eax" }, \
{ 64, reg64names, "qword", "rax" }, \
{ 8, reg8names, "byte", "al", Imm8(0xEF), "0xef" }, \
{ 8, reg8hnames, "byte", "al", Imm8(0xEF), "0xef" }, \
{ 16, reg16names, "word", "ax", Imm16(0xBEEF), "0xbeef" }, \
{ 32, reg32names, "dword", "eax", Imm32(0xDEADBEEF), "0xdeadbeef" }, \
{ 64, reg64names, "qword", "rax", Imm32(0xDEADBEEF), "0xffffffffdeadbeef" }, \
}; \
for (const auto& regset : regsets) \
for (const auto& r : regset.regs) \
@ -541,10 +543,12 @@ ONE_OP_ARITH_TEST(NEG)
emitter->Name(regset.bits, R(RAX), R(r.reg)); \
emitter->Name(regset.bits, R(r.reg), MatR(RAX)); \
emitter->Name(regset.bits, MatR(RAX), R(r.reg)); \
emitter->Name(regset.bits, R(r.reg), regset.imm); \
ExpectDisassembly(#Name " " + r.name + ", " + regset.rax_name + " " \
#Name " " + regset.rax_name + ", " + r.name + " " \
#Name " " + r.name + ", " + regset.size + " ptr ds:[rax] " \
#Name " " + regset.size + " ptr ds:[rax], " + r.name); \
#Name " " + regset.size + " ptr ds:[rax], " + r.name + " " \
#Name " " + r.name + ", " + regset.immname ); \
} \
}