docs/DSP: Fix "ILLR" typo in Instruction Memory section

This commit is contained in:
Pokechu22 2022-05-21 22:59:04 -07:00
parent ffe0bcbb84
commit 0531e51e39
1 changed files with 4 additions and 2 deletions

View File

@ -46,7 +46,7 @@
% Document front page material % Document front page material
\title{\textbf{\Huge GameCube DSP User's Manual}} \title{\textbf{\Huge GameCube DSP User's Manual}}
\author{Reverse-engineered and documented by Duddie \\ \href{mailto:duddie@walla.com}{duddie@walla.com}} \author{Reverse-engineered and documented by Duddie \\ \href{mailto:duddie@walla.com}{duddie@walla.com}}
\date{\today\\v0.1.0} \date{\today\\v0.1.2}
% Title formatting commands % Title formatting commands
\newcommand{\OpcodeTitle}[1]{\subsection{#1}\label{instruction:#1}} \newcommand{\OpcodeTitle}[1]{\subsection{#1}\label{instruction:#1}}
@ -258,6 +258,8 @@ The purpose of this documentation is purely academic and it aims at understandin
0.0.6 & 2018.04.13 & BhaaL & Updated register tables, fixed opcode operations \\ \hline 0.0.6 & 2018.04.13 & BhaaL & Updated register tables, fixed opcode operations \\ \hline
0.0.7 & Mid 2020 & Tilka & Fixed typos and register names, and improved readability. \\ \hline 0.0.7 & Mid 2020 & Tilka & Fixed typos and register names, and improved readability. \\ \hline
0.1.0 & 2021.08.21 & Pokechu22 & Added missing instructions, improved documentation of hardware registers, documented additional behaviors, and improved formatting. \\ \hline 0.1.0 & 2021.08.21 & Pokechu22 & Added missing instructions, improved documentation of hardware registers, documented additional behaviors, and improved formatting. \\ \hline
0.1.1 & 2022.05.14 & xperia64 & Added tested DSP bootloading transfer size \\ \hline
0.1.2 & 2022.05.21 & Pokechu22 & Fixed ``ILLR'' typo in Instruction Memory section \\ \hline
\end{tabular} \end{tabular}
\end{table} \end{table}
@ -397,7 +399,7 @@ Instruction Memory (IMEM) is divided into instruction RAM (IRAM) and instruction
Exception vectors are located at the top of the RAM and occupy the first 16 words, with 2 words available for each exception (enough for a \Opcode{JMP} instruction for each exception). Exception vectors are located at the top of the RAM and occupy the first 16 words, with 2 words available for each exception (enough for a \Opcode{JMP} instruction for each exception).
There are no DSP instructions that write to IMEM; however, the \texttt{ILLR} family of instructions can read from it. This is sometimes used for jump tables or indexing into a list of pointers (which may point into either IMEM or DMEM). There are no DSP instructions that write to IMEM; however, the \Opcode{ILRR} family of instructions can read from it. This is sometimes used for jump tables or indexing into a list of pointers (which may point into either IMEM or DMEM).
\begin{table}[htb] \begin{table}[htb]
\centering \centering