mirror of https://github.com/bsnes-emu/bsnes.git
124 lines
2.2 KiB
C++
124 lines
2.2 KiB
C++
#include <snes.hpp>
|
|
|
|
#define SMP_CPP
|
|
namespace SNES {
|
|
|
|
#if defined(DEBUGGER)
|
|
#include "debugger/debugger.cpp"
|
|
SMPDebugger smp;
|
|
#else
|
|
SMP smp;
|
|
#endif
|
|
|
|
#include "serialization.cpp"
|
|
#include "iplrom.cpp"
|
|
#include "memory/memory.cpp"
|
|
#include "timing/timing.cpp"
|
|
|
|
void SMP::step(unsigned clocks) {
|
|
clock += clocks * (uint64)cpu.frequency;
|
|
dsp.clock -= clocks;
|
|
}
|
|
|
|
void SMP::synchronize_cpu() {
|
|
if(clock >= 0 && scheduler.sync != Scheduler::SynchronizeMode::All) co_switch(cpu.thread);
|
|
}
|
|
|
|
void SMP::synchronize_dsp() {
|
|
if(dsp.clock < 0 && scheduler.sync != Scheduler::SynchronizeMode::All) co_switch(dsp.thread);
|
|
}
|
|
|
|
void SMP::Enter() { smp.enter(); }
|
|
|
|
void SMP::enter() {
|
|
while(true) {
|
|
if(scheduler.sync == Scheduler::SynchronizeMode::All) {
|
|
scheduler.exit(Scheduler::ExitReason::SynchronizeEvent);
|
|
}
|
|
|
|
op_step();
|
|
}
|
|
}
|
|
|
|
void SMP::op_step() {
|
|
(this->*opcode_table[op_readpc()])();
|
|
}
|
|
|
|
void SMP::power() {
|
|
//targets not initialized/changed upon reset
|
|
t0.target = 0;
|
|
t1.target = 0;
|
|
t2.target = 0;
|
|
|
|
reset();
|
|
}
|
|
|
|
void SMP::reset() {
|
|
create(Enter, system.apu_frequency());
|
|
|
|
regs.pc = 0xffc0;
|
|
regs.a = 0x00;
|
|
regs.x = 0x00;
|
|
regs.y = 0x00;
|
|
regs.sp = 0xef;
|
|
regs.p = 0x02;
|
|
|
|
for(unsigned i = 0; i < memory::apuram.size(); i++) {
|
|
memory::apuram.write(i, 0x00);
|
|
}
|
|
|
|
status.clock_counter = 0;
|
|
status.dsp_counter = 0;
|
|
status.timer_step = 3;
|
|
|
|
//$00f0
|
|
status.clock_speed = 0;
|
|
status.timer_speed = 0;
|
|
status.timers_enabled = true;
|
|
status.ram_disabled = false;
|
|
status.ram_writable = true;
|
|
status.timers_disabled = false;
|
|
|
|
//$00f1
|
|
status.iplrom_enabled = true;
|
|
|
|
//$00f2
|
|
status.dsp_addr = 0x00;
|
|
|
|
//$00f8,$00f9
|
|
status.smp_f8 = 0x00;
|
|
status.smp_f9 = 0x00;
|
|
|
|
t0.stage0_ticks = 0;
|
|
t1.stage0_ticks = 0;
|
|
t2.stage0_ticks = 0;
|
|
|
|
t0.stage1_ticks = 0;
|
|
t1.stage1_ticks = 0;
|
|
t2.stage1_ticks = 0;
|
|
|
|
t0.stage2_ticks = 0;
|
|
t1.stage2_ticks = 0;
|
|
t2.stage2_ticks = 0;
|
|
|
|
t0.stage3_ticks = 0;
|
|
t1.stage3_ticks = 0;
|
|
t2.stage3_ticks = 0;
|
|
|
|
t0.current_line = 0;
|
|
t1.current_line = 0;
|
|
t2.current_line = 0;
|
|
|
|
t0.enabled = false;
|
|
t1.enabled = false;
|
|
t2.enabled = false;
|
|
}
|
|
|
|
SMP::SMP() {
|
|
}
|
|
|
|
SMP::~SMP() {
|
|
}
|
|
|
|
}
|