bsnes/higan/processor/mos6502
Tim Allen 50411a17d1 Update to v102r26 release.
byuu says:

Changelog:

  - md/ym2612: initialize DAC sample to center volume [Cydrak]
  - processor/arm: add accumulate mode extra cycle to mlal [Jonas
    Quinn]
  - processor/huc6280: split off algorithms, improve naming of functions
  - processor/mos6502: split off algorithms
  - processor/spc700: major revamp of entire core (~50% completed)
  - processor/wdc65816: fixed several bugs introduced by rewrite

For the SPC700, this turns out to be very old code as well, with global
object state variables, those annoying `{Boolean,Natural}BitField` types,
`under_case` naming conventions, heavily abbreviated function names, etc.
I'm working to get the code to be in the same design as the MOS6502,
HuC6280, WDC65816 cores, since they're all extremely similar in terms of
architectural design (the SPC700 is more of an off-label
reimplementation of a 6502 core, but still.)

The main thing left is that about 90% of the actual instructions still
need to be adapted to not use the internal state (`aa`, `rd`, `dp`,
`sp`, `bit` variables.) I wanted to finish this today, but ran out of
time before work.

I wouldn't suggest too much testing just yet. We should wait until the
SPC700 core is finished for that. However, if some does want to and
spots regressions, please let me know.
2017-06-16 10:06:17 +10:00
..
algorithms.cpp Update to v102r26 release. 2017-06-16 10:06:17 +10:00
disassembler.cpp Update to v102r23 release. 2017-06-11 11:51:53 +10:00
instruction.cpp Update to v102r26 release. 2017-06-16 10:06:17 +10:00
instructions.cpp Update to v102r26 release. 2017-06-16 10:06:17 +10:00
memory.cpp Update to v102r23 release. 2017-06-11 11:51:53 +10:00
mos6502.cpp Update to v102r26 release. 2017-06-16 10:06:17 +10:00
mos6502.hpp Update to v102r26 release. 2017-06-16 10:06:17 +10:00
serialization.cpp Update to v102r24 release. 2017-06-13 11:42:31 +10:00