2011-09-29 12:44:49 +00:00
|
|
|
//NES-UNROM
|
|
|
|
//NES-UOROM
|
|
|
|
|
2011-10-02 10:05:45 +00:00
|
|
|
struct NES_UxROM : Board {
|
2015-12-05 05:44:49 +00:00
|
|
|
NES_UxROM(Markup::Node& document) : Board(document) {
|
|
|
|
settings.mirror = document["cartridge/mirror/mode"].text() == "vertical" ? 1 : 0;
|
|
|
|
}
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto prg_read(uint addr) -> uint8 {
|
|
|
|
if((addr & 0xc000) == 0x8000) return prgrom.read((prg_bank << 14) | (addr & 0x3fff));
|
|
|
|
if((addr & 0xc000) == 0xc000) return prgrom.read(( 0x0f << 14) | (addr & 0x3fff));
|
|
|
|
return cpu.mdr();
|
|
|
|
}
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto prg_write(uint addr, uint8 data) -> void {
|
|
|
|
if(addr & 0x8000) prg_bank = data & 0x0f;
|
|
|
|
}
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto chr_read(uint addr) -> uint8 {
|
|
|
|
if(addr & 0x2000) {
|
|
|
|
if(settings.mirror == 0) addr = ((addr & 0x0800) >> 1) | (addr & 0x03ff);
|
|
|
|
return ppu.ciram_read(addr);
|
|
|
|
}
|
|
|
|
return Board::chr_read(addr);
|
2011-09-29 12:44:49 +00:00
|
|
|
}
|
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto chr_write(uint addr, uint8 data) -> void {
|
|
|
|
if(addr & 0x2000) {
|
|
|
|
if(settings.mirror == 0) addr = ((addr & 0x0800) >> 1) | (addr & 0x03ff);
|
|
|
|
return ppu.ciram_write(addr, data);
|
|
|
|
}
|
|
|
|
return Board::chr_write(addr, data);
|
2011-09-29 12:44:49 +00:00
|
|
|
}
|
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto power() -> void {
|
|
|
|
}
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto reset() -> void {
|
|
|
|
prg_bank = 0;
|
|
|
|
}
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
auto serialize(serializer& s) -> void {
|
|
|
|
Board::serialize(s);
|
2011-10-01 12:06:48 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
s.integer(prg_bank);
|
|
|
|
}
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
struct Settings {
|
|
|
|
bool mirror; //0 = horizontal, 1 = vertical
|
|
|
|
} settings;
|
2011-09-29 12:44:49 +00:00
|
|
|
|
2015-12-05 05:44:49 +00:00
|
|
|
uint4 prg_bank;
|
2011-09-29 12:44:49 +00:00
|
|
|
};
|