saxxonpike
|
c64951fce8
|
commodore64: implement motherboard configuration, add sprite-sprite and sprite-data collision interrupts to VIC
|
2012-12-05 21:07:51 +00:00 |
saxxonpike
|
e60f308af0
|
commodore64: savestate support for all chips + cartridge
|
2012-12-03 08:38:12 +00:00 |
saxxonpike
|
0191b1e507
|
commodore64: slightly better sound sampling routine for non-sync provider, placeholder until I can get the resampler to work
|
2012-12-03 06:47:14 +00:00 |
saxxonpike
|
be37d1dc53
|
commodore64: crop screen, fix sound pulsewidth register writing (it was being processed as 16 bits instead of 12)
|
2012-12-03 06:08:12 +00:00 |
saxxonpike
|
5fcf41ebbc
|
commodore64: add sprites (no collision or priority yet)
|
2012-12-02 23:57:10 +00:00 |
saxxonpike
|
0907de61cc
|
commodore64: fixed sprite DMA delay timing, should make very time-sensitive intros run better and some games as well
|
2012-12-02 22:15:08 +00:00 |
saxxonpike
|
1eca7805cf
|
commodore64: add cartridge mapper 0012 (Zaxxon, Super Zaxxon), fix mapper 0000 to support 4k roms
|
2012-11-29 16:33:04 +00:00 |
saxxonpike
|
1e6fdc2659
|
commodore64: VIC reads from proper bank, increased performance
|
2012-11-29 02:46:35 +00:00 |
saxxonpike
|
27217f119d
|
commodore64: adjusted BA timing for PAL (it was taking one cycle too many), makes a lot of timing-sensitive games and demos run better
|
2012-11-28 21:09:45 +00:00 |
saxxonpike
|
798c355c7e
|
commodore64: add 4 pixel background data delay, a quick hack until I can understand what's really happening
|
2012-11-28 19:35:48 +00:00 |
saxxonpike
|
8e55810161
|
commodore64: more video function implemented in the new system, 12 pixel delay also applied to border
|
2012-11-28 06:21:52 +00:00 |
saxxonpike
|
49a847d8bc
|
commodore64: VIC timing fix, implemented new cartridge I/O which handles writes into ROM addresses (apparently some carts use this)
|
2012-11-28 03:30:59 +00:00 |
saxxonpike
|
178e1a4518
|
commodore64: fill in fetch code
|
2012-11-27 06:21:46 +00:00 |
saxxonpike
|
95d228f413
|
commodore64: new core with focus on low-level comm between chips and activity on both phases of the clock
|
2012-11-27 05:11:40 +00:00 |